поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMP86FS49AIUG датащи(PDF) 161 Page - Toshiba Semiconductor

номер детали TMP86FS49AIUG
подробное описание детали  8 Bit Microcontroller
PDF  296 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP86FS49AIUG датащи(HTML) 161 Page - Toshiba Semiconductor

Back Button TMP86FS49AIUG Datasheet HTML 157Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 158Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 159Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 160Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 161Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 162Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 163Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 164Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 165Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 296 page
background image
Page 145
TMP86FS49AIUG
12.9 Status Flag
12.9.1 Parity Error
When parity determined using the receive data bits differs from the received parity bit, the parity error flag
UART1SR<PERR> is set to “1”. The UART1SR<PERR> is cleared to “0” when the RD1BUF is read after
reading the UART1SR.
Figure 12-5 Generation of Parity Error
12.9.2 Framing Error
When “0” is sampled as the stop bit in the receive data, framing error flag UART1SR<FERR> is set to “1”.
The UART1SR<FERR> is cleared to “0” when the RD1BUF is read after reading the UART1SR.
Figure 12-6 Generation of Framing Error
12.9.3 Overrun Error
When all bits in the next data are received while unread data are still in RD1BUF, overrun error flag
UART1SR<OERR> is set to “1”. In this case, the receive data is discarded; data in RD1BUF are not affected.
The UART1SR<OERR> is cleared to “0” when the RD1BUF is read after reading the UART1SR.
Parity
Stop
Shift register
pxxxx0*
1pxxxx0
xxxx0**
RXD1 pin
UART1SR<PERR>
INTRXD1 interrupt
After reading UART1SR then
RD1BUF clears PERR.
Final bit
Stop
Shift register
xxxx0*
0xxxx0
xxx0**
RXD1 pin
UART1SR<FERR>
INTRXD1 interrupt
After reading UART1SR then
RD1BUF clears FERR.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com