2 / 3 page
2
Jun-29-2004
N-Channel Logic Level Enhancement
Mode Field Effect Transistor
P75N02LSG
TO-263 (D2PAK)
Lead-Free
NIKO-SEM
On-State Drain Current
1
ID(ON)
VDS = 10V, VGS = 10V
70
A
VGS = 10V, ID = 30A
5
7
Drain-Source On-State
Resistance
1
RDS(ON)
VGS = 7V, ID = 24A
6
8
mΩ
Forward Transconductance
1
gfs
VDS = 15V, ID = 30A
16
S
DYNAMIC
Input Capacitance
Ciss
5000
Output Capacitance
Coss
1800
Reverse Transfer Capacitance
Crss
VGS = 0V, VDS = 15V, f = 1MHz
800
pF
Total Gate Charge
2
Qg
140
Gate-Source Charge
2
Qgs
40
Gate-Drain Charge
2
Qgd
VDS = 0.5V(BR)DSS, VGS = 10V,
ID = 35A
75
nC
Turn-On Delay Time
2
td(on)
7
Rise Time
2
tr
VDS = 15V, RL = 1Ω
7
Turn-Off Delay Time
2
td(off)
ID ≅ 30A, VGS = 10V, RGS = 2.5Ω
24
Fall Time
2
tf
6
nS
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (TC = 25 °C)
Continuous Current
IS
75
Pulsed Current
3
ISM
170
A
Forward Voltage
1
VSD
IF = IS, VGS = 0V
1.3
V
Reverse Recovery Time
trr
37
nS
Peak Reverse Recovery Current
IRM(REC)
IF = IS, dlF/dt = 100A / µS
200
A
Reverse Recovery Charge
Qrr
0.043
µC
1Pulse test : Pulse Width ≤ 300 µsec, Duty Cycle ≤ 2％.
2Independent of operating temperature.
3Pulse width limited by maximum junction temperature.
REMARK: THE PRODUCT MARKED WITH “P75N02LSG”, DATE CODE or LOT #
Orders for parts with Lead-Free plating can be placed using the PXXXXXXXG parts name.
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
