MU9C8338A datasheet(7/32 Pages) MUSIC

7 / 32 page

Functional Description

MU9C8338A 10/100Mb Ethernet Filter Interface

Rev. 0a

FUNCTIONAL DESCRIPTION

Internal Functions

MU9C8338A internal functions are shown in Figure 3.

Before discussing the individual blocks, the underlying

principles are presented. The network interface is

monitored for network and data symbol errors. Receive

data [RXD] is clocked into a register using the 25MHz

recovered clock for 100Base-X or 2.5MHz clock for

10Base-X. The Preamble and Start Frame delimiter (SFD)

are scanned to locate the Destination address (DA) and the

Source address (SA).

The MU9C8338A schedules communication with the host

processor and the CAM through an arbitration process.

Once

the

system

initialized

and

configured,

highest-priority is given to network traffic.

The LANCTL block generates the command cycles and

operational codes to complete CPU-requested actions and

network-generated requests. The CPU must initialize the

CAM, write the permanent station list, and initiate other

housekeeping functions. Network traffic initiates DA

filtering, SA learning, and time stamp updates. All

state-machines required for real-time operations are

implemented in the ASIC hardware; the host CPU runs the

non-time-critical initialization routine.

Information on the LANCAM operation and instruction

set can be found in the appropriate LANCAM data sheet

for each device.

Figure 3: Functional Block Diagram

MAC

Receiver

JTAG

Controller

LANCTL

Host CPU

Interface

Configuration,

Control and Status

Registers

CPU Bus

LANCAM

Interface

FIFO

FRX_ER

REJ

TP_SD

TP_DV

LANCAM Bus

TCK

TMS

TDI

TDO

/TRST

Tag Port

Interface

MII

Interface

RX_ER

RXD[3:0]

RX_CLK

CRS

COL

RX_DV

Result Bus

Interface

MU9C8338A датащи(PDF) 7 Page - MUSIC Semiconductors

MU9C8338A датащи(HTML) 7 Page - MUSIC Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL