поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC312XDP512F0MPVR датащи(PDF) 1198 Page - Freescale Semiconductor, Inc

номер детали SC312XDP512F0MPVR
подробное описание детали  Covers, S12XD, S12XB & S12XA Families
PDF  1350 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 1198 Page - Freescale Semiconductor, Inc

Back Button SC312XDP512F0MPVR Datasheet HTML 1194Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 1195Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 1196Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 1197Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 1198Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 1199Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 1200Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 1201Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 1202Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1198 / 1350 page
background image
Chapter 29 128 Kbyte Flash Module (S12XFTX128K1V1)
MC9S12XDP512 Data Sheet, Rev. 2.17
1198
Freescale Semiconductor
MRDS bits are readable and writable while all remaining bits read 0 and are not writable in normal mode.
29.3.2.4
Flash Configuration Register (FCNFG)
The FCNFG register enables the Flash interrupts and gates the security backdoor writes.
CBEIE, CCIE and KEYACC bits are readable and writable while all remaining bits read 0 and are not
writable in normal mode. KEYACC is only writable if KEYEN (see Section 29.3.2.2, “Flash Security
Register (FSEC)” is set to the enabled state.
76543210
R0
MRDS
00000
W
Reset
00000000
= Unimplemented or Reserved
Figure 29-6. Flash Test Mode Register (FTSTMOD)
Table 29-6. FTSTMOD Field Descriptions
Field
Description
6:5
MRDS[1:0]
Margin Read Setting — The MRDS[1:0] bits are used to set the sense-amp margin level for reads of the Flash
array as shown in Table 29-7.
Table 29-7. FTSTMOD Margin Read Settings
MRDS[1:0]
Margin Read Setting
00
Normal
01
Program Margin1
1 Flash array reads will be sensitive to program margin.
10
Erase Margin2
2 Flash array reads will be sensitive to erase margin.
11
Normal
76543210
R
CBEIE
CCIE
KEYACC
00000
W
Reset
00000000
= Unimplemented or Reserved
Figure 29-7. Flash Configuration Register (FCNFG)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com