ST10F273 datasheet(163/179 Pages) STMICROELECTRONICS

163 / 179 page

ST10F273

Electrical characteristics

163/179

t39

Latched CS low to Valid

Data in

–

16.5 + tC + 2tA

–

3TCL – 21 + tC + 2tA

t41

Latched CS hold after RD,

2 + tF

–

TCL – 10.5 + tF

–ns

t82

Address setup to RdCS,

WrCS (with RW-delay)

14 + 2tA

–

2TCL – 11 + 2tA

–ns

t83

Address setup to RdCS,

WrCS (no RW-delay)

2 + 2tA

–

TCL –10.5 + 2tA

–ns

t46

RdCS to Valid Data in

(with RW-delay)

–4 + tC

–

2TCL – 21 + tC

t47

RdCS to Valid Data in

(no RW-delay)

–

16.5 + tC

–

3TCL – 21 + tC

t48

RdCS, WrCS Low Time

(with RW-delay)

15.5 + tC

–

2TCL – 9.5 + tC

–ns

t49

RdCS, WrCS Low Time

(no RW-delay)

28 + tC

–

3TCL – 9.5 + tC

–ns

t50

Data valid to WrCS

10 + tC

–

2TCL – 15 + tC

–ns

t51

Data hold after RdCS

0–

–

t53

Data float after RdCS

(with RW-delay) 3

–

16.5 + tF

–

2TCL – 8.5 + tF

t68

Data float after RdCS

(no RW-delay) 3

–4 + tF

–

TCL – 8.5 + tF

t55

Address hold after

RdCS, WrCS

– 8.5 + tF

–

– 8.5 + tF

–ns

t57

Data hold after WrCS

2 + tF

–

TCL – 10.5 + tF

–ns

RW-delay and tA refer to the next following bus cycle

Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore

address changes before the end of RD have no impact on read cycles.

Table 78.

Demultiplexed bus timings (continued)

Symbol

Parameter

FCPU = 40 MHz

TCL = 12.5 ns

Variable CPU Clock

1/2 TCL = 1 to 64 MHz

Min.

Max.

Min.

Max.

ST10F273 датащи(PDF) 163 Page - STMicroelectronics

ST10F273 датащи(HTML) 163 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL