поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC471 датащи(PDF) 19 Page - Semtech Corporation

номер детали SC471
подробное описание детали  Synchronous Buck Controller with Multi-Level VOUT Transition Support
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SEMTECH [Semtech Corporation]
домашняя страница  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

SC471 датащи(HTML) 19 Page - Semtech Corporation

Back Button SC471 Datasheet HTML 15Page - Semtech Corporation SC471 Datasheet HTML 16Page - Semtech Corporation SC471 Datasheet HTML 17Page - Semtech Corporation SC471 Datasheet HTML 18Page - Semtech Corporation SC471 Datasheet HTML 19Page - Semtech Corporation SC471 Datasheet HTML 20Page - Semtech Corporation SC471 Datasheet HTML 21Page - Semtech Corporation SC471 Datasheet HTML 22Page - Semtech Corporation SC471 Datasheet HTML 23Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 27 page
background image
19
© 2006 Semtech Corp.
SC471/SC471A
www.semtech.com
POWER MANAGEMENT
a zero in the transfer function and should eliminate the
problem. It is best to leave a spot on the PCB in case it is
needed.
+
TON
0.75V
FB
D1
D0
G1
G0
SC471/A
R1
R2
R3
R4
VOUT
C
Logic
Control
Figure 14
Loop instability can cause oscillations at the output as a
response to line or load transients. These oscillations can
trip the over-voltage protection latch or cause the output
voltage to fall below the tolerance limit.
The best way for checking stability is to apply a zero-to-
full load transient and observe the output voltage ripple
envelope for overshoot and ringing. Over one cycle of
ringing after the initial step is a sign that the ESR should
be increased.
SC471/A ESR Requirements
The constant on-time control used in the SC471/A
regulates the valley of the output ripple voltage. This
signal consists of a term generated by the output ESR of
the capacitor and a term based on the increase in voltage
across the capacitor due to charging and discharging
during the switching cycle. The minimum ESR is set to
generate the required ripple voltage for regulation. For
most applications the minimum ESR ripple voltage is
dominated by PCB layout and the properties of SP or
POSCAP type output capacitors. For applications using
ceramic output capacitors, the absolute minimum ESR
must be considered. If the ESR is low enough the ripple
voltage is dominated by the charging of the output
capacitor. This ripple voltage lags the on-time due to the
LC poles and can cause double pulsing if the phase delay
exceeds the off-time of the converter. To prevent double
pulsing, the ripple voltage present at the FB pin should be
10-15mV minimum over the on-time interval.
Dropout Performance
The VOUT adjust range for continuous-conduction
operation is limited by the fixed 350nS (typical) minimum
Off-time One-shot. When working with low input voltages,
the duty-factor limit must be calculated using worst-case
values for on and off times.
The IC duty-factor limitation is given by:
DUTY = TONMIN/(TONMIN + TOFFMAX)
Be sure to include inductor resistance and MOSFET on-
state voltage drops when performing worst-case dropout
duty-factor calculations.
SC471/A System DC Accuracy (VOUT Controller)
Three factors affect VOUT accuracy: the trip point of the FB
error comparator, the switching frequency variation with
line and load, and the external resistor tolerance. The
error comparator offset is trimmed so that it trips when
the feedback pin is 0.75V, 1%.
The on-time pulse in the SC471/A is calculated to give
a pseudo-fixed frequency of 325kHz. Nevertheless, some
frequency variation with line and load is expected. This
variation changes the output ripple voltage. Because
constant on-time converters regulate to the valley of
the output ripple, ½ of the output ripple appears as a
DC regulation error. For example, If the output ripple is
50mV with VIN = 6 volts, then the measured DC output
will be 25mV above the comparator trip point. If the ripple
increases to 80mV with VIN = 25 volts, then the measured
DC output will be 40mV above the comparator trip. The
best way to minimize this effect is to minimize the output
ripple.
To compensate for valley regulation it is often desirable
to use passive droop. Take the feedback directly from the
output side of the inductor, placing a small amount of trace
resistance between the inductor and output capacitor.
This trace resistance should be optimized so that at full
load the output droops to near the lower regulation limit.
Passive droop minimizes the required output capacitance
because the voltage excursions due to load steps are
reduced.
The use of 1% feedback resistors contributes up to 1%
error. If tighter DC accuracy is required use 0.1% resistors.
The output inductor value may change with current. This
Applications Information (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com