поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HT48F06E датащи(PDF) 32 Page - Holtek Semiconductor Inc

номер детали HT48F06E
подробное описание детали  I/O Flash Type MCU with EEPROM
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  HOLTEK [Holtek Semiconductor Inc]
домашняя страница  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT48F06E датащи(HTML) 32 Page - Holtek Semiconductor Inc

Back Button HT48F06E Datasheet HTML 28Page - Holtek Semiconductor Inc HT48F06E Datasheet HTML 29Page - Holtek Semiconductor Inc HT48F06E Datasheet HTML 30Page - Holtek Semiconductor Inc HT48F06E Datasheet HTML 31Page - Holtek Semiconductor Inc HT48F06E Datasheet HTML 32Page - Holtek Semiconductor Inc HT48F06E Datasheet HTML 33Page - Holtek Semiconductor Inc HT48F06E Datasheet HTML 34Page - Holtek Semiconductor Inc HT48F06E Datasheet HTML 35Page - Holtek Semiconductor Inc HT48F06E Datasheet HTML 36Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 69 page
background image
HT48F06E/HT48F10E/HT48F30E
Rev. 1.00
32
September 10, 2007
Interrupts
Interrupts are an important part of any microcontroller
system. When an external event or an internal function
such as a Timer/Event Counter requires microcontroller
attention, their corresponding interrupt will enforce a
temporary suspension of the main program allowing the
microcontroller to direct attention to their respective
needs. Each device contains a single external interrupt
and single internal timer interrupt functions. The exter-
nal interrupt is controlled by the action of the external
INT pin, while the internal interrupt is controlled by the
Timer/Event Counter overflow.
Interrupt Register
Overall interrupt control, which means interrupt enabling
and request flag setting, is controlled by a single INTC
register, which is located in the RAM Data Memory. By
controlling the appropriate enable bits in this register
each individual interrupt can be enabled or disabled.
Also when an interrupt occurs, the corresponding re-
quest flag will be set by the microcontroller. The global
enable flag if cleared to zero will disable all interrupts.
Interrupt Operation
A Timer/Event Counter overflow or the external interrupt
line being pulled low will all generate an interrupt re-
quest by setting their corresponding request flag, if their
appropriate interrupt enable bit is set. When this hap-
pens, the Program Counter, which stores the address of
the next instruction to be executed, will be transferred
onto the stack. The Program Counter will then be loaded
with a new address which will be the value of the corre-
sponding interrupt vector. The microcontroller will then
fetch its next instruction from this interrupt vector. The
instruction at this vector will usually be a JMP statement
which will take program execution to another section of
program which is known as the interrupt service routine.
Here is located the code to control the appropriate inter-
rupt. The interrupt service routine must be terminated
with a RETI statement, which retrieves the original Pro-
gram Counter address from the stack and allows the
microcontroller to continue with normal execution at the
point where the interrupt occurred.
The various interrupt enable bits, together with their as-
sociated request flags, are shown in the following dia-
gram with their order of priority.
Once an interrupt subroutine is serviced, all the other in-
terrupts will be blocked, as the EMI bit will be cleared au-
tomatically. This will prevent any further interrupt nesting
from occurring. However, if other interrupt requests oc-
cur during this interval, although the interrupt will not be
immediately serviced, the request flag will still be re-
corded. If an interrupt requires immediate servicing
while the program is already in another interrupt service
routine, the EMI bit should be set after entering the rou-
tine, to allow interrupt nesting. If the stack is full, the in-
terrupt request will not be acknowledged, even if the
related interrupt is enabled, until the Stack Pointer is
decremented. If immediate service is desired, the stack
must be prevented from becoming full.
I N T C R e g i s t e r
M a s t e r I n t e r r u p t G l o b a l E n a b l e
1 : g l o b a l e n a b l e
0 : g l o b a l d i s a b l e
N o i m p l e m e n t e d , r e a d a s " 0 "
b 7
b 0
E T I
E E I
E M I
T i m e r / E v e n t C o u n t e r I n t e r r u p t E n a b l e
1 : e n a b l e
0 : d i s a b l e
T i m e r / E v e n t C o u n t e r I n t e r r u p t R e q u e s t F l a g
1 : a c t i v e
0 : i n a c t i v e
E I F
T F
E x t e r n a l I n t e r r u p t E n a b l e
1 : e n a b l e
0 : d i s a b l e
E x t e r n a l I n t e r r u p t R e q u e s t F l a g
1 : a c t i v e
0 : i n a c t i v e
N o i m p l e m e n t e d , r e a d a s " 0 "
Interrupt Control Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com