поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

CAT25010LET3 датащи(PDF) 6 Page - Catalyst Semiconductor

номер детали CAT25010LET3
подробное описание детали  1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CATALYST [Catalyst Semiconductor]
домашняя страница  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT25010LET3 датащи(HTML) 6 Page - Catalyst Semiconductor

Back Button CAT25010LET3 Datasheet HTML 2Page - Catalyst Semiconductor CAT25010LET3 Datasheet HTML 3Page - Catalyst Semiconductor CAT25010LET3 Datasheet HTML 4Page - Catalyst Semiconductor CAT25010LET3 Datasheet HTML 5Page - Catalyst Semiconductor CAT25010LET3 Datasheet HTML 6Page - Catalyst Semiconductor CAT25010LET3 Datasheet HTML 7Page - Catalyst Semiconductor CAT25010LET3 Datasheet HTML 8Page - Catalyst Semiconductor CAT25010LET3 Datasheet HTML 9Page - Catalyst Semiconductor CAT25010LET3 Datasheet HTML 10Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
CAT25010, CAT25020, CAT25040
Doc. No. MD-1006 Rev. T
6
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
WRITE OPERATIONS
The CAT25010/20/40 device powers up into a write
disable state. The device contains a Write Enable
Latch (WEL) which must be set before attempting to
write to the memory array or to the status register. In
addition, the address of the memory location(s) to be
written must be outside the protected area, as defined
by BP0 and BP1 bits from the status register.
Write Enable and Write Disable
The internal Write Enable Latch and the corresponding
Status Register WEL bit are set by sending the WREN
instruction to the CAT25010/20/40. Care must be taken
to take the CS
¯¯ input high after the WREN instruction,
as otherwise the Write Enable Latch will not be
properly set. WREN timing is illustrated in Figure 2.
The WREN instruction must be sent prior any WRITE
or WRSR instruction.
The internal write enable latch is reset by sending the
WRDI instruction as shown in Figure 3. Disabling write
operations by resetting the WEL bit, will protect the
device against inadvertent writes.
Figure 2. WREN Timing
Note:
Dashed Line = mode (1, 1) - - - - - -
Figure 3. WRDI Timing
Note:
Dashed Line = mode (1, 1) - - - - - -
SCK
SI
CS
SO
000
0
0
11
0
HIGH IMPEDANCE
SCK
SI
CS
SO
0
0
000
10
0
HIGH IMPEDANCE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com