| поискавой системы для электроныых деталей |
|
PPC405EX-SPAFFFTX датащи(PDF) 42 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
PPC405EX-SPAFFFTX датащи(HTML) 42 Page - Applied Micro Circuits Corporation |
|
42 / 67 page ![]() PPC405EX – PowerPC 405EX Embedded Processor 42 AMCC Proprietary Revision 1.09 - August 21, 2007 Preliminary Data Sheet NAND Flash Interface NFALE Address latch enable. I/O 3.3V LVTTL NFCE0 Chip select 0. O 3.3V LVTTL NFCE1:3 Chip selects 1:3. I/O 3.3V LVTTL 1, 2 NFCLE Command latch enable. I/O 3.3V LVTTL NFData00:15 Data Bus I/O 3.3V LVTTL NFRdyBusy Read/Busy. If low, indicates that Read/Erase command is in process. If high, indicates that the command is complete. I/O 3.3V LVTTL NFRE Read enable. I/O 3.3V LVTTL NFWE Write enable. I/O 3.3V LVTTL DDR1/2 SDRAM Interface MemData00:31 Memory data. I/O 2.5V (1.8V) SSTL2 Dr/Rcv MemAddr00:14 Memory address. O 2.5V (1.8V) SSTL2 Dr/Rcv RAS Row address strobe. O 2.5V (1.8V) SSTL2 Dr/Rcv CAS Column address strobe. O 2.5V (1.8V) SSTL2 Dr/Rcv MemClkEn Clock enable. O 2.5V (1.8V) SSTL2 Dr/Rcv MemClkOut0 MemClkOut0 Differential DDR SDRAM clock output. O 2.5V (1.8V) SSTL2 Dr/Rcv MemFBD Feedback driver. O 2.5V (1.8V) SSTL2 Dr/Rcv MemFBR Feedback receiver. Connect externally to MemFBD. I 2.5V (1.8V) SSTL2 Dr/Rcv MemODT0:1 On-die termination. O 2.5V (1.8V) SSTL2 Dr/Rcv DM0:4 Write data byte lane mask. DM4 is the byte lane mask for the ECC byte lane. O 2.5V (1.8V) SSTL2 Dr/Rcv DQS0:4 Byte lane strobe. DQS4 is the strobe for the ECC lane. I/O 2.5V (1.8V) SSTL2 Dr/Rcv BA0:2 Bank address for up to eight banks. O 2.5V (1.8V) SSTL2 Dr/Rcv BankSel0:1 Bank select for up to two SDRAM memory banks. O 2.5V (1.8V) SSTL2 Dr/Rcv ECC0:7 ECC check bit byte. I/O 2.5V (1.8V) SSTL2 Dr/Rcv WE Write enable. O 2.5V (1.8V) SSTL2 Dr/Rcv Table 6. Signal Functional Description (Sheet 5 of 7) Notes: 1. Receiver input has hysteresis. 2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 37 for recommended termination values. 3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 37 for recommended termination values. 4. If not used, must pull up. 5. If not used, must pull down. 6. Strapping input during reset; pull up or pull down as required. Signal Name Description I/O Type Notes |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |