3

PS8169A

08/21/01

PI3B16213

3.3V24-BitBus-ExchangeSwitch

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

Notes:

PI3B16213SwitchingCharacteristicsoverOperatingRange

Note:

1. This parameter is guaranteed but not tested on Propagation Delays. The bus switch contributes no propagational delay other

than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the

order of 0.25ns for 50pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds

very little propagational delay to the system. Propagational delay of the bus switch when used in a system is determined by the

driving circuit on the driving side of the switch and its interaction with the load on the driven side.

2. See test circuit and waveforms.

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

RecommendedOperatingConditions

s

r

e

t

e

m

a

r

a

Pn

o

it

p

i

r

c

s

e

D.

n

i

Mp

y

T

)

1

(

.

x

a

Ms

ti

n

U

C

e

g

a

tl

o

v

y

l

p

p

u

S0

.

3



6

.

3

V

I

e

g

a

tl

o

v

t

u

p

n

i

l

e

v

el

-

h

g

i

H2



I

e

g

a

tl

o

v

t

u

p

n

i

l

e

v

el

-

w

o

L



8

.

0

e

r

u

t

a

r

e

p

m

e

t

ri

a

-

e

e

rf

g

n

it

a

r

e

p

O0

4

–



5

8C

°

s

r

e

t

e

m

a

r

a

P)t

u

p

n

I

(

m

o

r

F)t

u

p

t

u

O

(

o

T

C

V

6

.

3

o

t

V

0

.

3

=

s

ti

n

U

.

n

i

M.

x

a

M

P

)

2

,

1

(

B

r

o

AA

r

o

B5

2

.

0

s

n

1

A2

A5

.

0

E

)

2

(

SB

r

o

A1

5

.

4

D

)

2

(

SB

r

o

A1

5

.

5

E

)

2

(

0

S2

A

d

n

a

1

A1

5

.

4

D

)

2

(

0

S2

A

d

n

a

1

A1

5

.

5