поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST10F269ZX датащи(PDF) 176 Page - STMicroelectronics

номер детали ST10F269ZX
подробное описание детали  16-BIT MCU WITH MAC UNIT, 128K to 256K BYTE FLASH MEMORY AND 12K BYTE RAM
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F269ZX датащи(HTML) 176 Page - STMicroelectronics

Back Button ST10F269ZX Datasheet HTML 172Page - STMicroelectronics ST10F269ZX Datasheet HTML 173Page - STMicroelectronics ST10F269ZX Datasheet HTML 174Page - STMicroelectronics ST10F269ZX Datasheet HTML 175Page - STMicroelectronics ST10F269ZX Datasheet HTML 176Page - STMicroelectronics ST10F269ZX Datasheet HTML 177Page - STMicroelectronics ST10F269ZX Datasheet HTML 178Page - STMicroelectronics ST10F269ZX Datasheet HTML 179Page - STMicroelectronics ST10F269ZX Datasheet HTML 180Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 184 page
background image
ST10F269
176/184
The formula for SSC Clock Cycle time is: t310 = 4 TCL * (<SSCBR> + 1)
Where <SSCBR> represents the content of the SSC Baud rate register, taken as unsigned 16-bit integer.
VCC = 5V ±10%, VSS = 0V, CPU clock = 32MHz, TA = -40 to +125°C, CL = 50pF (TQFP144 devices)
The formula for SSC Clock Cycle time is: t310 = 4 TCL * (<SSCBR> + 1)
Where <SSCBR> represents the content of the SSC Baud rate register, taken as unsigned 16-bit integer
t317 SR Read data setup time before latch
edge,
phase
error
detection
off
(SSCPEN = 0)
6–
6
ns
t318 SR Read data hold time after latch edge,
phase
error
detection
off
(SSCPEN = 0)
31
2TCL + 6
ns
Symbol
Parameter
Maximum Baud rate=10MBd
(<SSCBR> = 0001h)
Variable Baud rate
(<SSCBR>=0001h-FFFFh)
Unit
Minimum
Maximum
Minimum
Maximum
Symbol
Parameter
Maximum Baud rate=6.25MBd
(<SSCBR> = 0001h)
Variable Baud rate
(<SSCBR>=0001h-FFFFh)
Unit
Minimum
Maximum
Minimum
Maximum
t310 SR SSC clock cycle time
125
8 TCL
262144 TCL
ns
t311 SR SSC clock high time
52.5
t310/2 - 10
–ns
t312 SR SSC clock low time
52.5
t310/2 - 10
–ns
t313 SR SSC clock rise time
10
10
ns
t314 SR SSC clock fall time
10
10
ns
t315 CC Write data valid after shift edge
45.25
2 TCL + 14
ns
t316 CC Write data hold after shift edge
0
0
ns
t317p SR Read data setup time before latch edge,
phase error detection on (SSCPEN = 1)
78.125
4TCL +
15.625
–ns
t318p
1
SR Read data hold time after latch edge,
phase error detection on (SSCPEN = 1)
109.375
6TCL +
15.625
–ns
t317 SR Read data setup time before latch edge,
phase error detection off (SSCPEN = 0)
6–
6
ns
t318 SR Read data hold time after latch edge,
phase error detection off (SSCPEN = 0)
41.25
2TCL + 10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com