поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8213 датащи(PDF) 22 Page - Wolfson Microelectronics plc

номер детали WM8213
подробное описание детали  24MSPS 16-bit CCD Digitiser
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8213 датащи(HTML) 22 Page - Wolfson Microelectronics plc

Back Button WM8213 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8213 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8213 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8213 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8213 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8213 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8213 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8213 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8213 Datasheet HTML 26Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 38 page
background image
WM8213
Production Data
w
PD Rev 4.0 July 2007
22
OUTPUT FORMATS
The output from the WM8213 can be presented in several different formats under control of the
OPFORM[1:0] register bits as shown in Figure 17.
MCLK
OP[7:4]
t
PD
AB
C
D
AB
C
D
OP[7:0]
A
BABABAB
OP[7:0]
AAA
A
8-bit multiplexed
8-bit parallel
4-bit multiplexed (LEGACY=1)
OP[7:0]
8-bit multiplexed (LEGACY=1)
t
PD
ABA
B
OP[7:0]
8-bit parallel (LEGACY=1)
AA
Figure 17 Output Data Formats
OUTPUT
FORMAT
OPFORM[1:0] LEGACY
OUTPUT
PINS
OUTPUT
8+8-bit
multiplexed
00, 10
X
OP[7:0]
A = d15, d14, d13, d12, d11, d10, d9, d8
B = d7, d6, d5, d4, d3, d2, d1,d0
8-bit parallel
01
X
OP[7:0]
A = d15, d14, d13, d12, d11, d10, d9, d8
4+4+4+4-bit
(nibble)
11
1
OP[7:4]
A = d15, d14, d13, d12
B = d11, d10, d9, d8
C = d7, d6, d5, d4
D = d3, d2, d1, d0
Table 3 Details of Output Data Formats (as shown in Figure 17).
REFERENCES
The ADC reference voltages are derived from an internal bandgap reference, and buffered to pins
VRT and VRB, where they must be decoupled to ground. Pin VRX is driven by a similar buffer, and
also requires decoupling. The output buffer from the RLCDAC also requires decoupling at pin
VRLC/VBIAS.
POWER MANAGEMENT
Power management for the device is performed via the Control Interface. By default the device is
fully enabled. The EN bit allows the device to be fully powered down when set low. Individual blocks
can be powered down using the bits in Setup Register 5. When in MONO or TWOCHAN mode the
unused input channels are automatically disabled to reduce power consumption.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com