| поискавой системы для электроныых деталей |
|
ADC3910CSSS датащи(PDF) 27 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC3910CSSS датащи(HTML) 27 Page - Texas Instruments |
|
27 / 47 page ![]() 7.3.2 Sampling Clock Input The ADC3908Dx and ADC3908Sx has a single-ended sampling clock input. To maximize the ADC SNR performance, the external sampling clock should have low jitter with a high slew rate. The ADC3908Dx and ADC3908Sx can be AC or DC coupled externally. When AC coupling, sampling clock needs to have a resistor divider such that the center voltage is around 0.9V and when DC coupling the sampling clock, center voltage needs to be around 0.9V as shown in Figure 7-6. CLK CLK 0.9V 0V 1.8V ADC ADC AVDD GND Figure 7-6. Sampling clock configuration: AC coupled (left) and DC coupled (right) www.ti.com ADC3908D025, ADC3908D065, ADC3908D125 ADC3908S025, ADC3908S065, ADC3908S125 SBASAU9 – OCTOBER 2024 Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 27 Product Folder Links: ADC3908D025 ADC3908D065 ADC3908D125 ADC3908S025 ADC3908S065 ADC3908S125 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |