поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

H838024R датащи(PDF) 62 Page - Renesas Technology Corp

номер детали H838024R
подробное описание детали  Renesas 8-Bit Single-Chip Microcomputer Super Low Power Series
PDF  697 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H838024R датащи(HTML) 62 Page - Renesas Technology Corp

Back Button H838024R Datasheet HTML 58Page - Renesas Technology Corp H838024R Datasheet HTML 59Page - Renesas Technology Corp H838024R Datasheet HTML 60Page - Renesas Technology Corp H838024R Datasheet HTML 61Page - Renesas Technology Corp H838024R Datasheet HTML 62Page - Renesas Technology Corp H838024R Datasheet HTML 63Page - Renesas Technology Corp H838024R Datasheet HTML 64Page - Renesas Technology Corp H838024R Datasheet HTML 65Page - Renesas Technology Corp H838024R Datasheet HTML 66Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 697 page
background image
Section 1 Overview
Rev. 7.00 Mar 10, 2005 page 20 of 652
REJ09B0042-0700
Pin No.
Type
Symbol
FP-80A
TFP-80C
FP-80B TLP-85V
Pad
No.*
1
Pad
No.*
2
Pad
No.*
3
I/O
Name and Functions
OSC1
10
12
F2
11
12
10
Input
Clock
pins
OSC2
9
11
E3
10
11
9
Output
These pins connect to a
crystal or ceramic
oscillator, or can be used
to input an external clock.
See section 4, Clock
Pulse Generators, for a
typical connection
diagram.
X1
6
8
D3
67
6Input
X2
7
9
D2
78
7Output
These pins connect to a
32.768-kHz or 38.4-kHz*
5
crystal oscillator.
See section 4, Clock
Pulse Generators, for a
typical connection
diagram.
System
control
RES
12
14
F3
13
14
12
Input
Reset: When this pin is
driven low, the chip is
reset
TEST
11
13
E2
12
13
11
Input
Test pin: This pin is
reserved and cannot be
used. It should be
connected to VSS.
Interrupt
pins
IRQ0
IRQ1
IRQ3
IRQ4
72
76
5
3
74
78
7
5
C5
B3
D1
B2
73
77
5
3
74
78
6
4
72
76
5
3
Input
IRQ interrupt request 0,
1, 3, and 4: These are
input pins for edge-
sensitive external
interrupts, with a selection
of rising or falling edge
IRQAEC
60
62
C10
61
62
60
Input
Asynchronous event
counter event signal:
This is an interrupt input
pin for enabling
asynchronous event
input.
On the H8/38124 Group,
this must be fixed at VCC
or GND because the
oscillator is selected by
the input level during
resets. Refer to section 4,
Clock Pulse Generators,
for information on the
selection method.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com