| поискавой системы для электроныых деталей |
|
C8051F062 датащи(PDF) 39 Page - Silicon Laboratories |
|
|
|||||||||||||||||||||||||||||
C8051F062 датащи(HTML) 39 Page - Silicon Laboratories |
|
39 / 328 page ![]() C8051F060/1/2/3/4/5/6/7 Rev. 1.2 39 4. Pinout and Package Definitions Table 4.1. Pin Definitions Name Pin Numbers Type Description F060 F061 F064 F065 F062 F063 F066 F067 VDD 37, 64, 90 26, 40, 55 37, 64, 90 26, 40, 55 Digital Supply Voltage. Must be tied to +2.7 to +3.6 V. DGND 38, 63, 89 27, 39, 54 38, 63, 89 27, 39, 54 Digital Ground. Must be tied to Ground. AV+ 11, 16, 24 7, 10, 18 11, 16, 24 7, 10, 18 Analog Supply Voltage. Must be tied to +2.7 to +3.6 V. AVDD 13 23 13 23 Analog Supply Voltage. Must be tied to +2.7 to +3.6 V. AGND 10, 14, 17, 23 6, 11, 19, 22 10, 14, 17, 23 6, 11, 19, 22 Analog Ground. Must be tied to Ground. TMS 96 52 96 52 D In JTAG Test Mode Select with internal pull-up. TCK 97 53 97 53 D In JTAG Test Clock with internal pull-up. TDI 98 56 98 56 D In JTAG Test Data Input with internal pull-up. TDI is latched on the rising edge of TCK. TDO 99 57 99 57 D Out JTAG Test Data Output with internal pull-up. Data is shifted out on TDO on the falling edge of TCK. TDO output is a tri-state driver. /RST 100 58 100 58 D I/O Device Reset. Open-drain output of internal VDD monitor. Is driven low when VDD is <2.7 V and MONEN is high. An external source can initiate a system reset by driving this pin low. XTAL1 26 20 26 20 A In Crystal Input. This pin is the return for the internal oscillator circuit for a crystal or ceramic resonator. For a precision internal clock, connect a crystal or ceramic resonator from XTAL1 to XTAL2. If over- driven by an external CMOS clock, this becomes the system clock. XTAL2 27 21 27 21 A Out Crystal Output. This pin is the excitation driver for a crystal or ceramic resonator. MONEN 28 63 28 63 D In VDD Monitor Enable. When tied high, this pin enables the internal VDD monitor, which forces a system reset when VDD is < 2.7 V. When tied low, the internal VDD monitor is disabled. Recom- mended configuration is to connect directly to VDD. VREF 4 61 4 61 A Out Bandgap Voltage Reference Output VREF0 21 15 21 15 A I/O Bandgap Voltage Reference Output for ADC0. ADC0 Voltage Reference Input. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |