поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TDA9901 датащи(PDF) 8 Page - NXP Semiconductors

номер детали TDA9901
подробное описание детали  Wideband differential digital controlled variable gain amplifier
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA9901 датащи(HTML) 8 Page - NXP Semiconductors

Back Button TDA9901 Datasheet HTML 4Page - NXP Semiconductors TDA9901 Datasheet HTML 5Page - NXP Semiconductors TDA9901 Datasheet HTML 6Page - NXP Semiconductors TDA9901 Datasheet HTML 7Page - NXP Semiconductors TDA9901 Datasheet HTML 8Page - NXP Semiconductors TDA9901 Datasheet HTML 9Page - NXP Semiconductors TDA9901 Datasheet HTML 10Page - NXP Semiconductors TDA9901 Datasheet HTML 11Page - NXP Semiconductors TDA9901 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
1999 Oct 08
8
Philips Semiconductors
Product specification
Wideband differential digital controlled
variable gain amplifier
TDA9901
Io(CMADC)(max)
maximum output current
−
1.0
−
mA
Co(CMADC)
output capacitance
−
3
−
pF
Reference voltage output VGA: pin CMVGA
Vref(CMVGA)
VGA reference output
voltage
referenced to VDDA;
Tamb =25 °C
VDDA − 2.48 VDDA − 2.30 VDDA − 2.17 V
Ro(CMVGA)
output resistance
Tamb =25 °C
−
920
Ω
∆Vref(CMVGA)/∆T VGA reference output
voltage variation with
temperature
−
1.75
−
mV/
°C
Io(CMVGA)(max)
maximum output current
−
1.0
−
mA
Co(CMVGA)
output capacitance
−
3
−
pF
Gain switching characteristics (in latched mode); fCLK = 52 MHz; Tamb =25°C; (see Fig.3)
th
input data hold time
2.0
−−
ns
tsu
input data set-up time
3.8
−−
ns
tW
input data pulse width
5.8
−−
ns
tPD1
propagation delay time
−
4.2
5.9
ns
tset1
gain settling time
10 to 90% full scale
if
±6 dB gain
change; note 3
−
2.6
3.2
ns
Gain switching characteristics (in transparent mode); fCLK = 52 MHz; Tamb =25°C; (see Fig.4)
tPD2
propagation delay time
−
6.7
9.5
ns
tset2
gain settling time
10 to 90% full scale
if
±6 dB gain
change; note 4
−
5.4
6.9
ns
Clock timing input: pins CLK and CLKN (see Fig.3)
fCLK(max)
maximum clock frequency
52
−−
MHz
tCPL
clock LOW pulse width
4.0
−−
ns
tCPH
clock HIGH pulse width
4.0
−−
ns
tr
rise time
−
4
−
ns
tf
fall time
−
4
−
ns
Digital inputs: pins TE, GRAY0, GRAY1 and GRAY2
VIL
LOW-level input voltage
0
−
0.8
V
VIH
HIGH-level input voltage
2.0
−
VDDD
V
IIH
HIGH-level input current
−10
−
+10
µA
IIL
LOW-level input current
−10
−
+10
µA
Ci
input capacitance
−−
3pF
Clock inputs in TTL mode
VIL
LOW-level input voltage
note 5
0
−
0.8
V
VIH
HIGH-level input voltage
note 5
2.0
−
VDDD
V
IIH
HIGH-level input current
15
−
80
µA
IIL
LOW-level input current
−40
−−10
µA
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com