MCP2140AT-ISLASHSO datasheet(9/60 Pages) MICROCHIP

9 / 60 page

DS22050A-page 9

MCP2140A

2.4

Host UART Interface

The Host UART interface communicates with the Host

Controller. This interface has eight signals associated

with it: TX, RX, RTS, CTS, DSR, DTR, CD and RI.

Several of these signals are locally generated (not

passed over the IR interface). The Host UART is a

full-duplex interface, meaning that the system can

transmit and receive simultaneously.

2.4.1

BAUD RATE

The baud rate for the MCP2140A serial port (the TX

and RX pins) is fixed at 9600 baud when the device

frequency is 3.6864 MHz.

2.4.2

TRANSMITTING

When the Host Controller sends serial data to the

MCP2140A, the Host Controller’s baud rate is required

to match the baud rate of the MCP2140A’s serial port.

2.4.3

RECEIVING

When the Host Controller receives serial data from the

MCP2140A, the Host Controller’s baud rate is required

to match the baud rate of the MCP2140A’s serial port.

2.4.4

HARDWARE HANDSHAKING

There are three Host UART signals used to control the

handshaking operation between the Host Controller

and the MCP2140A. They are:

•DSR

•RTS

•CTS

2.4.4.1

DSR

The DSR signal indicates that the MCP2140A has

established a link between the MCP2140A and the

Primary Device. Please refer to Appendix B: “How

Devices Connect” for more information.

2.4.4.2

RTS

The RTS signal indicates to the MCP2140A that the

Host Controller is ready to receive serial data.

Once an IR packet with “data“ has been received by the

MCP2140A, the RTS signal will need to be low for the

received data to be transferred to the Host Controller. If

the RTS signal remains high, an IR link timeout will

occur and the MCP2140A will disconnect from the

Primary Device.

2.4.4.3

CTS

The CTS signal indicates that the MCP2140A UART

Receive Buffer is full. The MCP2140A generates the

CTS signal locally.

The MCP2140A UART Receive Buffer is 60 bytes and

the CTS signal will be driven high once 59 bytes have

been received.

After the MCP2140A UART has received a byte, there

is a latency before the CTS signal is driven high, if the

UART Receive Buffer has 59 bytes. The MCP2140A

then supports the reception of another byte (the 60th

byte). This allows a byte was being received when CTS

was driven high not to be lost. The MCP2140A UART

Receive Buffer supports 60 bytes, regardless if the last

byte started transmission before or after the CTS signal

was driven high.

The MCP2140A has a buffer for incoming data from the

IR Host. This buffer supports the 60-byte data payload

plus the memory overhead of the packet. Another

60 byte buffer is provided to buffer data from the UART

serial port. The MCP2140A can handle IR data and

Host UART serial port data simultaneously. A hardware

handshaking pin (CTS) is provided to inhibit the Host

Controller from sending serial data when the Host

UART buffer is not available. Figure 2-3 shows CTS

states while Figure 2-4 shows an example of the CTS

signal when the Host controller streams 250 bytes to

the MCP2140A. Figure 2-5 shows a flow chart for Host

UART flow control using the CTS signal.

Note 1: The

MCP2140A

generates

several

non-data signals locally.

2: The MCP2140A emulates a 3-wire serial

connection (TXD, RXD and GND). The

transceiver’s

Transmit

Data

(TXD),

Receive Data (RXD) signals, and the

state of the CD. RI and DTR input pins are

carried back and forth to the Primary

device.

3: The RTS and CTS signals are local

emulations.

Note:

When the CTS output signal goes high, the

UART FIFO will store up to 1 additional

byte, for a maximum of 60 bytes.

MCP2140AT-I/SO датащи(PDF) 9 Page - Microchip Technology

MCP2140AT-I/SO датащи(HTML) 9 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL