поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCP3551-E/MS датащи(PDF) 13 Page - Microchip Technology

номер детали MCP3551-E/MS
подробное описание детали  Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3551-E/MS датащи(HTML) 13 Page - Microchip Technology

Back Button MCP3551-E/MS Datasheet HTML 9Page - Microchip Technology MCP3551-E/MS Datasheet HTML 10Page - Microchip Technology MCP3551-E/MS Datasheet HTML 11Page - Microchip Technology MCP3551-E/MS Datasheet HTML 12Page - Microchip Technology MCP3551-E/MS Datasheet HTML 13Page - Microchip Technology MCP3551-E/MS Datasheet HTML 14Page - Microchip Technology MCP3551-E/MS Datasheet HTML 15Page - Microchip Technology MCP3551-E/MS Datasheet HTML 16Page - Microchip Technology MCP3551-E/MS Datasheet HTML 17Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 30 page
background image
© 2007 Microchip Technology Inc.
DS21950D-page 13
MCP3550/1/3
4.1
MCP3550/1/3 Delta-Sigma
Modulator with Internal Offset and
Gain Calibration
The converter core of the MCP3550/1/3 devices is a
third-order delta-sigma modulator with automatic gain
and offset error calibrations. The modulator uses a 1-bit
DAC structure. The delta-sigma modulator processes
the sampled charges through switched capacitor
structures controlled by a very low drift oscillator for
reduced clock jitter.
During the conversion process, the modulator outputs
a bit stream with the bit frequency equivalent to the
fOSC/4 (see Table 4-1). The high oversampling
implemented in the modulator ensures very high
resolution and high averaging factor to achieve low-
noise specifications. The bit stream output of the mod-
ulator is then processed by the digital decimation filter
in order to provide a 22-bit output code at a data rate of
12.5 Hz for the MCP3550-50, 15 Hz for the MCP3550-
60, 13.75 Hz for the MCP3551 and 60 Hz for the
MCP3553. Since the oversampling ratio is lower with
the MCP3553 device, a much higher output data rate is
achieved while still achieving 20 bits No Missing Codes
(NMC) and 20.6 ENOB.
A self-calibration of offset and gain occurs at the onset
of every conversion. The conversion data available at
the output of the device is always calibrated for offset
and gain through this process. This offset and gain
auto-calibration is performed internally and has no
impact on the speed of the converter since the offset
and gain errors are calibrated in real-time during the
conversion. The real-time offset and gain calibration
schemes do not affect the conversion process.
4.2
Digital Filter
The MCP3550/1/3 devices include a digital decimation
filter, which is a fourth-order modified SINC filter. This
filter averages the incoming bit stream from the modu-
lator and outputs a 22-bit conversion word in binary
two's complement. When all bits have been processed
by the filter, the output code is ready for SPI communi-
cation, the RDY flag is set on the SDO/RDY pin and all
the internal registers are reset in order to process the
next conversion.
Like the commonly used SINC filter, the modified SINC
filter in the MCP3550/1/3 family has the main notch
frequency located at fS/(OSR*L), where fS is the bit
stream sample frequency. OSR is the Oversampling
Ratio and L is the order of the filter.
The MCP3550-50 device has the main filter notch
located at 50 Hz. For the MCP3550-60 device, the
notch is located at 60 Hz. The MCP3551 device has its
notch located at 55 Hz, and for the MCP3553 device,
the main notch is located at 240 Hz, with an OSR of
128. (see Table 4-1 for rejection performance).
The digital decimation SINC filter has been modified in
order to offer staggered zeros in its transfer function.
This modification is intended to widen the main notch in
order to be less sensitive to oscillator deviation or line-
frequency drift. The MCP3551 filter has staggered
zeros spread in order to reject both 50 Hz and 60 Hz
line frequencies simultaneously (see Figure 4-2).
TABLE 4-1:
DATA RATE, OUTPUT NOISE AND DIGITAL FILTER SPECIFICATIONS BY DEVICE
Device
Output Data
Rate (tCONV)
(Note)
Output
Noise
(µVRMS)
Primary
Notch
(Hz)
Sample
Frequency
(fS)
Internal
Clock
fOSC
50/60 Hz Rejection
MCP3550-50
80.00 ms
2.5
50
25600 Hz
102.4 kHz
-120 dB min. at
50 Hz
MCP3550-60
66.67 ms
2.5
60
30720 Hz
122.88 kHz
-120 dB min. at
60 Hz
MCP3551
72.73 ms
2.5
55
28160 Hz
112.64 kHz
-82 dB min. from
48 Hz to 63 Hz. -
82 dB at 50 Hz and
-88 dB at 60 Hz
MCP3553
16.67 ms
6
240
30720 Hz
122.88 kHz
Not Applicable
Note:
For the first conversion after exiting Shutdown, tCONV must include an additional 144 fOSC periods before
the conversion is complete and the RDY (Ready) flag appears on SDO/RDY.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com