поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCP9805T-BE/ST датащи(PDF) 21 Page - Microchip Technology

номер детали MCP9805T-BE/ST
подробное описание детали  Memory Module Digital Temperature Sensor
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP9805T-BE/ST датащи(HTML) 21 Page - Microchip Technology

Back Button MCP9805T-BE/ST Datasheet HTML 17Page - Microchip Technology MCP9805T-BE/ST Datasheet HTML 18Page - Microchip Technology MCP9805T-BE/ST Datasheet HTML 19Page - Microchip Technology MCP9805T-BE/ST Datasheet HTML 20Page - Microchip Technology MCP9805T-BE/ST Datasheet HTML 21Page - Microchip Technology MCP9805T-BE/ST Datasheet HTML 22Page - Microchip Technology MCP9805T-BE/ST Datasheet HTML 23Page - Microchip Technology MCP9805T-BE/ST Datasheet HTML 24Page - Microchip Technology MCP9805T-BE/ST Datasheet HTML 25Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 34 page
background image
© 2005 Microchip Technology Inc.
DS21977B-page 21
MCP9805
FIGURE 5-1:
Device Addressing.
5.1.5
DATA VALID
After the Start condition, each bit of data in transmis-
sion needs to be settled for a time specified by tSU-DATA
before SCLK toggles from low-to-high (see Serial
Interface Timing Characteristics).
5.1.6
ACKNOWLEDGE (ACK)
Each receiving device, when addressed, is obliged to
generate an ACK bit after the reception of each byte.
The master device must generate an extra clock pulse
for ACK to be recognized.
The acknowledging device pulls down the SDA line for
tSU-DATA before the low-to-high transition of SCLK from
the master. SDA also needs to remain pulled down for
tH-DATA after a high-to-low transition of SCLK.
During read, the master must signal an End-of-Data
(EOD) to the slave by not generating an ACK bit (NAK)
once the last bit has been clocked out of the slave. In
this case, the slave will leave the data line released to
enable the master to generate the Stop condition.
5.1.7
TIME OUT
If the SCLK stays high or low for a time specified by
tOUT, the MCP9805 releases the bus and resets the
serial interface. The master will have to restart the
communication cycle with a Start condition. This
dictates the minimum clock speed.
1
2345
67
8
9
SCLK
SDA
0
0
1
1 A2 A1 A0
Start
Address Byte
Slave
Address
R/W
MCP9805 Response
Code
Address
A
C
K



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com