| поискавой системы для электроныых деталей |
|
SMCXXXBF датащи(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SMCXXXBF датащи(HTML) 17 Page - STMicroelectronics |
|
17 / 91 page ![]() SMCxxxBF Electrical interface 17/91 49 D10(3) I/O I1Z,OZ3 D10(3) I/O I1Z,OZ3 D10(3) I/O I1Z,OZ3 50 GND Ground GND Ground GND Ground 1. For True IDE Mode, pin 9 is grounded. 2. The signal should be grounded by the host. 3. These signals are required only for 16 bit accesses and not required when installed in 8 bit systems. Devices should allow for 3-state signals not to consume current. 4. The signal should be tied to VCC by the host. 5. The -CSEL signal is ignored by the Card in PC Card modes. However, because it is not pulled up on the Card in these modes it should not be left floating by the host in PC Card modes. In these modes, the pin is normally connected by the host to PC Card A25 or grounded by the host. 6. When the device does not operate in DMA mode, the signal should be held High or tied to VCC by the host. To ensure proper operation with older hosts when DMA mode is disabled, the Card should ignore the –DMACK signal. Table 8. Pin Assignment and Pin Type (continued) Pin Num PC Card Memory Mode PC Card I/O Mode True IDE Mode Signal Name Pin Type In, Out Type Signal Name Pin Type In, Out Type Signal Name Pin Type In, Out Type Table 9. Signal Description Signal Name Dir. Pin Description A10 to A0 (PC Card Memory Mode) I 8,10,11,12, 14,15,16,17, 18,19,20 Used (with –REG) to select: the I/O port address registers, the memory mapped port address registers, a Byte in the Card information structure and its configuration control and status registers. A10 to A0 (PC Card I/O Mode) Same as PC Card Memory Mode A2 to A0 (True IDE Mode) Only A2 to A0 are used to select the one of eight registers in the Task File, the remaining lines should be grounded. BVD1 (PC Card Memory Mode) I/O 46 The battery voltage status of the Card, as no battery is required it is asserted High. –STSCHG (PC Card I/O Mode) Alerts the host to changes in the READY and Write Protect states. Its use is controlled by the Card Configuration and Status Register. –PDIAG (True IDE Mode) The Pass Diagnostic signal in the Master/Slave handshake protocol. BVD2 (PC Card Memory Mode) I/O 45 The battery voltage status of the Card, as no battery is required it is asserted High. –SPKR (PC Card I/O Mode) The Binary Audio output from the Card. It is asserted High as audio functions are not supported. –DASP (True IDE Mode) This input/output is the Disk Active/Slave Present signal in the Master/Slave handshake protocol. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |