поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TDA8002CT/A/C1 датащи(PDF) 12 Page - NXP Semiconductors

номер детали TDA8002CT/A/C1
подробное описание детали  IC card interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8002CT/A/C1 датащи(HTML) 12 Page - NXP Semiconductors

Back Button TDA8002CT/A/C1 Datasheet HTML 8Page - NXP Semiconductors TDA8002CT/A/C1 Datasheet HTML 9Page - NXP Semiconductors TDA8002CT/A/C1 Datasheet HTML 10Page - NXP Semiconductors TDA8002CT/A/C1 Datasheet HTML 11Page - NXP Semiconductors TDA8002CT/A/C1 Datasheet HTML 12Page - NXP Semiconductors TDA8002CT/A/C1 Datasheet HTML 13Page - NXP Semiconductors TDA8002CT/A/C1 Datasheet HTML 14Page - NXP Semiconductors TDA8002CT/A/C1 Datasheet HTML 15Page - NXP Semiconductors TDA8002CT/A/C1 Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 28 page
background image
1999 Oct 12
12
Philips Semiconductors
Product specification
IC card interface
TDA8002C
ACTIVATION SEQUENCE
From Idle mode, the circuit enters the activation mode
when the microcontroller sets the CMDVCC line LOW or
sets the MODE line HIGH when the CMDVCC line is
already LOW. The internal circuitry is then activated, the
internal clock is activated and an activation sequence is
executed. When RST is enabled it becomes the inverse of
RSTIN.
Figures 10 to 12 illustrate the activation sequence as
follows:
1. Step-up converter is started (t1 ≈ t0)
2. VCC rises from 0 to 3 or 5 V (t2 =t1 +112T) (according
to the state on pin CV/TV)
3. I/O, AUX1 and AUX2 are enabled and CLK is enabled
(t3 =t1 + 4T); I/O, AUX1 and AUX2 were forced LOW
until this time
4. CLK is set by setting RSTIN to HIGH (t4)
5. RST is enabled (t5 =t1 + 7T); after t5, RSTIN has no
further action on CLK, but is only controlling RST.
The value of VCC (5 or 3 V) must be selected by the level
on pin CV/TV before the activation sequence.
Fig.10 Activation sequence using RSTIN and CMDVCC.
handbook, full pagewidth
FCE273
OSC_INT/64
CMDVCC
VUP
VCC
I/O
CLK
RSTIN
RST
LOW
tact
t0
t1
t2
t3
t4
t5
T = 25
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com