MPQ1925

– 100V, 4A, HIGH-FREQUENCY, HALF-BRIDGE GATE DRIVER

MPQ1925 Rev. 1.0

MonolithicPower.com

4

3/8/2022

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2022 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS

VDD = VBST - VSW = 12V, VSS = VSW = 0V, no load at DRVH and DRVL, TJ = -40°C to +150°C, typical

value is tested at TJ = 25°C, unless otherwise noted.

Parameter

Symbol Condition

Min

Typ

Max

Units

Supply Current

VDD quiescent current (IQ)

IDDQ

INL = INH = 0

110

150

µA

VDD operating current

IDDO

fSW = 500kHz

7

12

mA

Floating driver IQ

IBSTQ

INL = INH = 0

60

90

µA

Floating driver operating current

IBSTO

fSW = 500kHz

6.5

11

mA

Leakage current

ILK

BST = SW = 100V

0.05

10

µA

Inputs

INL/INH high

2

2.4

V

INL/INH low

1

1.5

V

INL/INH internal pull-down

resistance

RIN

100

170

240

k

Ω

Under-Voltage Lockout (UVLO) Protection

VDD UVLO rising threshold

VDDR

6

7

7.7

V

VDD UVLO hysteresis

VDDH

0.4

0.7

V

VBST - VSW UVLO rising threshold

VBSTR

5.8

6.8

7.5

V

VBST - VSW UVLO hysteresis

VBSTH

0.4

0.7

V

Bootstrap (BST) Diode

BST diode forward voltage

VF1

At 100

μA

0.2

0.5

0.9

V

BST diode forward voltage

VF2

At 100mA

0.7

0.95

1.3

V

BST diode dynamic resistance

RD

At 100mA

2.5

6

Ω

Low-Side (LS) Gate Driver

Low output voltage

VOLL

IOUT = 100mA

0.1

0.2

V

High output voltage to rail

VOHL

IOUT = -100mA

0.2

0.35

V

Source current (6)

IOHL

VDRVL = 0V, VDD = 12V

3

A

VDRVL = 0V, VDD = 16V

4.7

A

Sink current (6)

IOLL

VDRVL = VDD = 12V

4.5

A

VDRVL = VDD = 16V

6

A

Floating Gate Driver

Low output voltage

VOLH

IOUT = 100mA

0.1

0.2

V

High output voltage to rail

VOHH

IOUT = -100mA

0.2

0.35

V

Source current (6)

IOHH

VDRVH = 0V, VDD = 12V

2.6

A

VDRVH = 0V, VDD = 16V

4

A

Sink current (6)

IOLH

VDRVH = VDD = 12V

4.5

A

VDRVH = VDD = 16V

5.9

A

Switching Specifications of the LS Gate Driver

INL falling to DRVL falling

shutdown propagation delay

tDLFF

20

50

ns

INL rising to DRVL rising start-up

propagation delay

tDLRR

20

50

ns

DRVL rise time

CL = 2.2nF

15

ns

DRVL fall time

CL = 2.2nF

10

ns