 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AD9173 датащи(PDF) 29 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9173 датащи(HTML) 29 Page - Analog Devices |
|
|
29 / 144 page  Data Sheet AD9173 SERIAL PORT OPERATION analog.com Rev. C | 29 of 144 the addresses are decremented. A new write cycle can always be initiated by bringing CS high and then low again. To prevent confusion and to ensure consistency between devices, the chip tests the first nibble following the address phase, ignoring the second nibble. This test is completed independently from the LSB first bits and ensures that there are extra clock cycles following the soft reset bits (Register 0x000, Bit 0 and Bit 7). This test of the first nibble only applies when writing to Register 0x000. Figure 44. Serial Register Interface Timing, MSB First, Register 0x000, Bit 6 and Bit 1 = 0 Figure 45. Serial Register Interface Timing, LSB First, Register 0x000, Bit 6 and Bit 1 = 1 Figure 46. Timing Diagram for Serial Port Register Read Figure 47. Timing Diagram for Serial Port Register Write |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
