поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

STPMIC25 датащи(PDF) 95 Page - STMicroelectronics

номер детали STPMIC25
подробное описание детали  Highly integrated power management IC for microprocessor units
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STPMIC25 датащи(HTML) 95 Page - STMicroelectronics

Back Button STPMIC25 Datasheet HTML 91Page - STMicroelectronics STPMIC25 Datasheet HTML 92Page - STMicroelectronics STPMIC25 Datasheet HTML 93Page - STMicroelectronics STPMIC25 Datasheet HTML 94Page - STMicroelectronics STPMIC25 Datasheet HTML 95Page - STMicroelectronics STPMIC25 Datasheet HTML 96Page - STMicroelectronics STPMIC25 Datasheet HTML 97Page - STMicroelectronics STPMIC25 Datasheet HTML 98Page - STMicroelectronics STPMIC25 Datasheet HTML 99Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 145 page
background image
6.5.6
LDOx MAIN mode control register (LDOx_MAIN_CR) (x = 2/5/6/7/8)
Table 59. LDOx_MAIN_CR
7
6
5
4
3
2
1
0
reserved
BYPASS
VOUT[4:0]
EN
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
•
Address: 0x4F/0x58/0x5B/0x5E/0x61
•
Default: 0b0XXXXXXX where X depends on the value programmed in NVM
•
Description: LDO2/LDO5/LDO6/LDO7/LDO8 MAIN mode control register.
This register is initialized to the default value in the CHECK&LOAD state. The user can write to these registers to
control enable, bypass mode, and set the voltage of the related LDO instance which is applied to the MAIN mode
(see Section 5.4.6
[7]
reserved
[6]
BYPASS: select bypass mode operation
0: LDOx operates in normal mode
1: LDOx operates in bypass mode
The default value is defined by the BYPASS bit of the NVM_LDOx_SHR NVM shadow register
[5:1]
VOUT[4:0]: LDOx output voltage settings. See Section 4.2.6
The default value is defined in the VOUT[4:0] bit field of NVM_LDOx_SHR NVM shadow registers
[0]
EN:
0: LDOx is disabled
1: LDOx is enabled
The default value is defined in the LDOx_RANK[2:0] bit field of the NVM_LDOs_RANK_SHR NVM shadow registers. If
LDOx_RANK[2:0] = 0, LDOx is disabled at power up; if LDOx_RANK[2:0] = y (with 6 > y > 0) LDOx is enabled at power
up at rank y (see Section 5.2)
STPMIC25
Register descriptions
DS14278 - Rev 3
page 95/145



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com