 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AD3552R датащи(PDF) 49 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD3552R датащи(HTML) 49 Page - Analog Devices |
|
|
49 / 59 page  Data Sheet AD3541R REGISTERS analog.com Rev. A | 49 of 59 Table 33. Bit Descriptions for INTERFACE_CONFIG_D (Continued) Bits Bit Name Settings Description Reset Access 6 ALERT_ENABLE_PULLUP ALERT Pin Control. Enable internal 2.5 kΩ pull-up resistor. 0x0 R/W 0 Internal pull-up disabled. An external pull-up is required. 1 Internal pull-up enabled. 5 RESERVED Reserved. 0x0 R 4 MEM_CRC_EN Memory CRC Enable. This bit controls the continuous checking of the primary register set and the ROM memory. 0x0 R/W 0 Memory CRC checking disabled. 1 Memory CRC checking enabled. [3:2] SDIO_DRIVE_STRENGTH SDIO Drive Strength. These two bits allow for the increase in SDIO drive strength. 0x1 R/W 00 Low SDIO drive strength. 01 Medium low SDIO drive strength. 10 Medium high SDIO drive strength. 11 High SDIO drive strength. 1 RESERVED Reserved. 0x0 R 0 SPI_CONFIG_DDR SPI Configuration DDR. This bit controls the use of DDR for data transfers. 0x0 R/W 0 DDR mode disabled. 1 DDR mode enabled. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
