поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PL611S-16-XXXUC-R датащи(PDF) 3 Page - PhaseLink Corporation

номер детали PL611S-16-XXXUC-R
подробное описание детали  1.8V-3.3V PicoPLLTM 32K Programmable Clock
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PLL [PhaseLink Corporation]
домашняя страница  http://www.phaselink.com
Logo PLL - PhaseLink Corporation

PL611S-16-XXXUC-R датащи(HTML) 3 Page - PhaseLink Corporation

  PL611S-16-XXXUC-R Datasheet HTML 1Page - PhaseLink Corporation PL611S-16-XXXUC-R Datasheet HTML 2Page - PhaseLink Corporation PL611S-16-XXXUC-R Datasheet HTML 3Page - PhaseLink Corporation PL611S-16-XXXUC-R Datasheet HTML 4Page - PhaseLink Corporation PL611S-16-XXXUC-R Datasheet HTML 5Page - PhaseLink Corporation PL611S-16-XXXUC-R Datasheet HTML 6Page - PhaseLink Corporation  
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
(Preliminary)
PL611s-16
1.8V-3.3V PicoPLLTM 32K Programmable Clock
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 07/18/06 Page 3
ELECTRICAL SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
PARAMETERS
SYMBOL
MIN.
MAX.
UNITS
Supply Voltage Range
VDD
-0.5
4.6
V
Input Voltage Range
VI
-0.5
VDD
+0.5
V
Output Voltage Range
VO
-0.5
VDD
+0.5
V
Data Retention @ 85
°C
10
Year
Storage Temperature
TS
-65
150
°C
Ambient Operating Temperature
-40
85
°C
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device
and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above
the operational limits noted in this specification is not implied.
AC SPECIFICATIONS
PARAMETERS
CONDITIONS
MIN.
TYP.
MAX.
UNITS
Input Frequency (FIN)
Reference Clock Input
10KHz
200
MHz
Output Frequency
@ Vdd=3.3V
1
55
MHz
Output Frequency
@ Vdd=2.5V
1
45
MHz
Output Frequency
@ Vdd=1.8V
1
35
MHz
Settling Time
At power-up (after VDD increases over 1.62V)
2
ms
Input (FIN) Signal Amplitude
Internally AC coupled
0.9
VDD
Vpp
Output Rise Time
15pF Load, 10/90%VDD, High Drive, 3.3V
1
1.2
ns
Output Fall Time
15pF Load, 90/10%VDD, High Drive, 3.3V
1
1.2
ns
Duty Cycle
VDD/2
45
50
55
%
* Note: Jitter performance depends on the programming parameters.



Html Pages

1 2 3 4 5 6


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com