6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

MIN

MAX

UNIT

Pin voltage(2)

VIN, EN, MODE/SYNC

–0.3

6.5

V

SW

–0.3

VIN+0.3

V

SW (transient for less than 10 ns)(3)

-3

10

V

FB

–0.3

4

V

COMP/FSET, PG, SS/TR, VOUT

–0.3

VIN + 0.3

V

ISINK_PG

Sink Current at PG pin

10

mA

TJ

Operating junction temperature

–40

125

°C

Tstg

Storage temperature

–40

125

°C

(1)

Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply

functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions.

If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully

functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2)

All voltage values are with respect to the network ground terminal

(3)

While switching

6.2 ESD Ratings

VALUE

UNIT

V(ESD)

Electrostatic

discharge

Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)

±2000

V

Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins(2)

±750

(1)

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2)

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

MIN

NOM

MAX

UNIT

VIN

Input voltage range

2.7

6

V

VOUT

Output voltage range

0.6

5.5

V

IOUT

Output current

0

6

A

COUT

Effective output capacitance(1)

32 ×

V / VOUT

470

μF

CIN

Effective input capacitance(1)

5

10

μF

RCF

4.5

100

kΩ

ISINK_PG

Sink current at PG pin

0

2

mA

TJ

Junction temperature

–40

125

°C

(1)

The values given for all the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC

bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check

the manufacturer´s DC bias curves for the effective capacitance vs DC voltage applied. Please see the feature description for COMP/

FSET about the output capacitance vs compensation setting and output voltage.

TPSM82816

SLUSEY7A – DECEMBER 2022 – REVISED JUNE 2024

www.ti.com

6

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TPSM82816