 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
MPC885ZP80 датащи(PDF) 63 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC885ZP80 датащи(HTML) 63 Page - Freescale Semiconductor, Inc |
|
|
63 / 92 page  MPC885/MPC880 Hardware Specifications, Rev. 3 63 Freescale Semiconductor CPM Electrical Characteristics Figure 63. Ethernet Transmit Timing Diagram 12.9 SMC Transparent AC Electrical Specifications Table 25 provides the SMC transparent timings as shown in Figure 64. Table 25. SMC Transparent Timing Num Characteristic All Frequencies Unit Min Max 150 SMCLK clock period 1 1 SyncCLK must be at least twice as fast as SMCLK. 100 — ns 151 SMCLK width low 50 — ns 151A SMCLK width high 50 — ns 152 SMCLK rise/fall time — 15 ns 153 SMTXD active delay (from SMCLK falling edge) 10 50 ns 154 SMRXD/SMSYNC setup time 20 — ns 155 RXD1/SMSYNC hold time 5 — ns TCLK1 128 TxD1 (Output) 128 TENA(RTS1) (Input) NOTES: Transmit clock invert (TCI) bit in GSMR is set. If RENA is negated before TENA or RENA is not asserted at all during transmit, then the CSL bit is set in the buffer descriptor at the end of the frame transmission. 1. 2. RENA(CD1) (Input) 133 134 132 131 121 129 (NOTE 2) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
