56F8335 datasheet(19/160 Pages) FREESCALE

19 / 160 page

Signal Pins

56F8335 Technical Data, Rev. 5

Freescale Semiconductor

Preliminary

CLKO

Output

In reset,

output is

disabled

Clock Output — This pin outputs a buffered clock signal. Using

the SIM CLKO Select Register (SIM_CLKOSR), this pin can be

programmed as any of the following: disabled, CLK_MSTR

(system clock), IPBus clock, oscillator output, prescaler clock and

postscaler clock. Other signals are also available for test

purposes.

See Part 6.5.7 for details.

(GPIOA0)

Output

Schmitt

Input/

Output

In reset,

output is

disabled,

pull-up is

enabled

Address Bus — A8 - A13 specify six of the address lines for

external program or data memory accesses. Depending upon the

state of the DRV bit in the EMI bus control register (BCR), A8 -

A13 and EMI control signals are tri-stated when the external bus

is inactive.

Port A GPIO — These six GPIO pins can be individually

programmed as input or output pins.

After reset, these pins default to address bus functionality and

must be programmed as GPIO.

To deactivate the internal pull-up resistor, clear the appropriate

GPIO bit in the GPIOA_PUR register.

Example: GPIOA0, clear bit 0 in the GPIOA_PUR register.

Note: Primary function is not available in this package

configuration; GPIO function must be used instead.

(GPIOA1)

A10

(GPIOA2)

A11

(GPIOA3)

A12

(GPIOA4)

A13

(GPIOA5)

GPIOB0

(A16)

Schmitt

Input/

Output

Input,

pull-up

enabled

Port B GPIO — These four GPIO pins can be individually

programmed as an input or output pin.

Address Bus — A16 - A19 specify four of the address lines for

external program or data memory accesses. Depending upon the

state of the DRV bit in the EMI bus control register (BCR), A16 -

A19 and EMI control signals are tri-stated when the external bus

is inactive.

After reset, the default state is GPIO.

To deactivate the internal pull-up resistor, clear bit 0 in the

GPIOB_PUR register.

Example: GPIOB1, clear bit 1 in the GPIOB_PUR register.

GPIOB1

(A17)

GPIOB2

(A18)

GPIOB3

(A19)

Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)

Signal

Name

Pin No.

Type

State

During

Reset

Signal Description

56F8335 датащи(PDF) 19 Page - Freescale Semiconductor, Inc

56F8335 датащи(HTML) 19 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL