IA88C00-PDW48I-R datasheet(63/80 Pages) INNOVASIC

63 / 80 page

IA88C00

Data Sheet

Microcontroller

As of Production Version -01

ENG21 1 030617-04

www.Innovasic

Innovasic.com

Innovasic Semiconductor

Page 63 of 80

1.888.824.4184

Pins

The UART uses the following Port 2 and 3 pins:

Figure 61. Port 2 and 3 Pins

Port/Pin

UART Function

2/0

Receive Clock

3/0

Receive Data

2/1

Transmit Clock

3/1

Transmit Data

Transmitter

Data is output on the UART when the UART’s register is specified as the destination (dst) of an

operation. This automatically adds the start bit, the programmed parity bit and the programmed number of

stop bits. It can also add a wake-up bit if that option is selected.

The extra bits in R239 are ignored if the UART is programmed to a 5-, 6-, or 7-bit character.

Depending on the programmed data rate, serial data is transmitted at a rate equal to 1, 1\16, 1\32 or 1\64

of the transmitter clock rate. All data is sent out on the falling edge of the clock input.

When the UART has no data to send, it holds the output marking (High). It can be programmed with the

Send Break command to hold the output marking Low (Spacing). This output marking continues until the

command is cleared.

Receiver

The UART begins receive operation when Receive Enable (URC, bit 0) is set to High. After this, a Low

on the receive input pin for longer than half a bit time is interpreted as a start bit. The UART samples the

data on the input pin in the middle of each clock cycle until a complete byte is assembled. This completed

byte is placed in the Receive Data register.

If the 1X clock mode is selected, external bit synchronization must be provided, and the input data is

sampled on the rising edge of the clock.

For character lengths of less than eight bits, the UART inserts 1s into the unused bits. And if parity is

enabled, the parity bit is not stripped. The data bits, extra 1s and the parity bits are placed in the UART

Data register (UIO).

While the UART is assembling a byte in its input shift register, the CPU has time to service an interrupt

and manipulate the data character in UIO.

IA88C00-PDW48I-R датащи(PDF) 63 Page - InnovASIC, Inc

IA88C00-PDW48I-R датащи(HTML) 63 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL