AD9516-3SLASHPCBZ datasheet(14/84 Pages) AD

14 / 84 page

AD9516-3

Rev. 0 | Page 14 of 84

POWER DISSIPATION

Table 17.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

POWER DISSIPATION, CHIP

Power-On Default

1.0

1.2

No clock; no programming; default register values;

does not include power dissipated in external resistors

Full Operation; CMOS Outputs at 225 MHz

1.6

2.2

PLL on; internal VCO = 2250 MHz; VCO divider = 2;

all channel dividers on; six LVPECL outputs @ 562.5 MHz;

eight CMOS outputs (10 pF load) @ 225 MHz; all fine

delay on, maximum current; does not include power

dissipated in external resistors

Full Operation; LVDS Outputs at 225 MHz

1.6

2.3

PLL on; internal VCO = 2250 MHz, VCO divider = 2;

all channel dividers on; six LVPECL outputs @ 562.5 MHz;

four LVDS outputs @ 225 MHz; all fine delay on,

maximum current; does not include power dissipated

in external resistors

PD Power-Down

185

PD pin pulled low; does not include power dissipated

in terminations

PD Power-Down, Maximum Sleep

PD pin pulled low; PLL power-down 0x10<1:0> = 01b;

SYNC power-down 0x230<2> = 1b; REF for distribution

power-down 0x230<1> = 1b

VCP Supply

1.5

PLL operating; typical closed loop configuration

POWER DELTAS, INDIVIDUAL FUNCTIONS

Power delta when a function is enabled/disabled

VCO Divider

VCO divider not used

REFIN (Differential)

All references off to differential reference enabled

REF1, REF2 (Single-Ended)

All references off to REF1 or REF2 enabled; differential

reference not enabled

VCO

CLK input selected to VCO selected

PLL

PLL off to PLL on, normal operation; no reference enabled

Channel Divider

Divider bypassed to divide-by-2 to 32

LVPECL Channel (Divider Plus Output Driver)

160

No LVPECL output on to one LVPECL output on

LVPECL Driver

Second LVPECL output turned on, same channel

LVDS Channel (Divider Plus Output Driver)

120

No LVDS output on to one LVDS output on

LVDS Driver

Second LVDS output turned on, same channel

CMOS Channel (Divider Plus Output Driver)

100

Static; no CMOS output on to one CMOS output on

CMOS Driver (Second in Pair)

Static; second CMOS output, same pair, turned on

CMOS Driver (First in Second Pair)

Static; first output, second pair, turned on

Fine Delay Block

Delay block off to delay block enabled; maximum

current setting

AD9516-3/PCBZ датащи(PDF) 14 Page - Analog Devices

AD9516-3/PCBZ датащи(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

датащи скачать

ссылки URL