поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

MPC8323ECZQAFDC датащи(PDF) 68 Page - Freescale Semiconductor, Inc

номер детали MPC8323ECZQAFDC
подробное описание детали  PowerQUICC??II Pro Integrated Communications Processor Family Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8323ECZQAFDC датащи(HTML) 68 Page - Freescale Semiconductor, Inc

Back Button MPC8323ECZQAFDC Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC8323ECZQAFDC Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC8323ECZQAFDC Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8323ECZQAFDC Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8323ECZQAFDC Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8323ECZQAFDC Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8323ECZQAFDC Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8323ECZQAFDC Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8323ECZQAFDC Datasheet HTML 72Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 80 page
background image
MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
68
Freescale Semiconductor
Clocking
22.6
QUICC Engine PLL Configuration
The QUICC Engine PLL is controlled by the RCWL[CEPMF] and RCWL[CEPDF] parameters. Table 61
shows the multiplication factor encodings for the QUICC Engine PLL.
The RCWL[CEVCOD] denotes the QUICC Engine PLL VCO internal frequency as shown in Table 62.
NOTE
The VCO divider (RCWL[CEVCOD]) must be set properly so that the
QUICC Engine VCO frequency is in the range of 300–600 MHz. The
QUICC Engine frequency is not restricted by the CSB and core frequencies.
The CSB, core, and QUICC Engine frequencies should be selected
according to the performance requirements.
The QUICC Engine VCO frequency is derived from the following
equations:
ce_clk = (primary clock input × CEPMF)
÷ (1 + CEPDF)
QUICC Engine VCO Frequency = ce_clk × VCO divider × (1 + CEPDF)
Table 61. QUICC Engine PLL Multiplication Factors
RCWL[CEPMF]
RCWL[CEPDF]
QUICC Engine PLL Multiplication
Factor = RCWL[CEPMF]/
(1 + RCWL[CEPDF)
00000–00001
0
Reserved
00010
0
× 2
00011
0
× 3
00100
0
× 4
00101
0
× 5
00110
0
× 6
00111
0
× 7
01000
0
× 8
01001–11111
0
Reserved
Table 62. QUICC Engine PLL VCO Divider
RCWL[CEVCOD]
VCO Divider
00
4
01
8
10
2
11
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com