 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AS6221T датащи(PDF) 28 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
AS6221T датащи(HTML) 28 Page - OSRAM GmbH |
|
|
28 / 36 page  AS6221T Register description Datasheet • PUBLIC • Document Feedback DS001032 • v3-00 • 2023-Oct-13 28 / 36 / 6.3.14 Timing characteristics Figure 9: Serial interface timing diagram Table 23: Bus timing specifications Parameter Symbol Fast mode High speed mode Unit Min Max Min Max SCL clock frequency fSCL 0.001 0.4 0.001 3.4 MHz Bus free time between STOP and START condition tBUF 600 160 ns Hold time after repeated START condition tHDSTA 100 100 ns Repeated START condition setup time tSUSTA 100 100 ns Data in hold time tHDDAT 0 0 ns Data out hold time (1) tDH 100 100 ns Data setup time tSUDAT 100 10 ns SCL clock low period tLOW 1300 160 ns SCL clock high period tHIGH 600 60 ns Clock/data fall time tF 300 80 ns Clock/data rise time tR 300 80 ns Clock/data rise time for SCL ≤ 100 kHz tR 1000 ns (1) The device will hold the SDA line high for 100 ns during the falling edge of the SCL. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
