 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AS7341L датащи(PDF) 36 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
AS7341L датащи(HTML) 36 Page - OSRAM GmbH |
|
|
36 / 65 page  Document Feedback AS7341L Register Description Datasheet • PUBLIC DS000718 • v1-00 • 2020-May-25 64 │ 35 EDGE Register (Address 0x72) Figure 45: EDGE Register Addr: 0x72 EDGE Bit Bit Name Default Access Bit Description 7:0 SYNC_EDGE 0 RW Number of falling SYNC-edges between start and stop of integration in mode SYND Number of edges = SYNC_EDGE + 1 10.2.3 ADC Configuration (gain, AGC…) The following registers provide configuration for the 6 integrated ADCs (CH0 to CH5). It is possible to adjust the gain, configure and enable the automatic gain control (AGC) and setup the auto zero compensation for the engines. CFG1 Register (Address 0xAA) Figure 46: CFG1 Register Addr: 0xAA CFG1 Bit Bit Name Default Access Bit Description 7:5 reserved 0 reserved 4:0 AGAIN 9 RW Spectral Engines Gain Setting. Sets the spectral sensitivity. VALUE GAIN 0 0.5x 1 1x 2 2x 3 4x 4 8x 5 16x 6 32x 7 64x 8 128x 9 256x 10 512x |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
