поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCK2023 датащи(PDF) 21 Page - NXP Semiconductors

номер детали PCK2023
подробное описание детали  CK408 66/100/133/200 MHz spread spectrum differential system clock generator
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCK2023 датащи(HTML) 21 Page - NXP Semiconductors

Back Button PCK2023 Datasheet HTML 17Page - NXP Semiconductors PCK2023 Datasheet HTML 18Page - NXP Semiconductors PCK2023 Datasheet HTML 19Page - NXP Semiconductors PCK2023 Datasheet HTML 20Page - NXP Semiconductors PCK2023 Datasheet HTML 21Page - NXP Semiconductors PCK2023 Datasheet HTML 22Page - NXP Semiconductors PCK2023 Datasheet HTML 23Page - NXP Semiconductors PCK2023 Datasheet HTML 24Page - NXP Semiconductors PCK2023 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 30 page
background image
Philips Semiconductors
Product data
PCK2023
CK408 (66/100/133/200 MHz) spread
spectrum differential system clock generator
2001 Sep 07
21
APPLICATION NOTES
Optimum performance of the PCK2023 can only be achieved
through correct implementation in the system board. This application
note addresses many of the issues associated with integrating the
PCK2023 on a system board. Descriptions for circuit board layout
and decoupling are provided in this application note.
Circuit board layout
It is possible to generate a circuit board with the proper
characteristics using four-layer configuration. Figure 11 shows the
layer stack-up. It is critical to keep the clock signals on a plane next
to a ground plane to ensure they are ground referenced otherwise
the clock signals may experience significant distortion and added
jitter. Static signals (such as SPREAD, PWRDWN, etc.) can be
placed on a layer next to the power plane.
The components associated with the clocks should be placed on the
same layer as the PCK2023 IC. This will allow the layout to avoid
the use of vias for interconnect, thereby reducing node capacitance
and trace inductance. All components should be placed as close to
the IC as possible.
CLOCK SIGNALS
GROUND
POWER
STATIC SIGNALS
SW00857
Figure 11. Optimum board layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com