| поискавой системы для электроныых деталей |
|
TMS320DM647 датащи(PDF) 160 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM647 датащи(HTML) 160 Page - Texas Instruments |
|
160 / 166 page ![]() www.ti.com 6.22 General-Purpose Input/Output (GPIO) TMS320DM647/TMS320DM648 Digital Media Processor SPRS372 – MAY 2007 The GPIO peripheral provides general-purpose pins that can be configured as either inputs or outputs. When configured as an output, a write to an internal register can control the state driven on the output pin. When configured as an input, the state of the input is detectable by reading the state of an internal register. In addition, the GPIO peripheral can produce CPU interrupts and EDMA events in different interrupt/event generation modes. The GPIO peripheral provides generic connections to external devices. The GPIO pins are grouped into banks of 16 pins per bank (i.e., bank 0 consists of GPIO [0:15]). The DM647/DM648 GPIO peripheral supports the following: • Up to 32 3.3v GPIO pins, GPIO[0:31] • Interrupts: – Up to 16 unique GPIO[0:15] interrupts from Bank 0 – 1 GPIO bank (aggregated) interrupt signal from the GPIOs in Bank 1. – Interrupts can be triggered by rising and/or falling edge, specified for each interrupt capable GPIO signal • DMA events: – Up to 10 unique GPIO DMA events from Bank 0 • Set/clear functionality: Firmware writes 1 to corresponding bit position(s) to set or to clear GPIO signal(s). This allows multiple firmware processes to toggle GPIO output signals without critical section protection (disable interrupts, program GPIO, re-enable interrupts, to prevent context switching to anther process during GPIO programming). • Separate Input/Output registers • Output register in addition to set/clear so that, if preferred by firmware, some GPIO output signals can be toggled by direct write to the output register(s). • Output register, when read, reflects output drive status. This, in addition to the input register reflecting pin status and open-drain I/O cell, allows wired logic be implemented. The memory map for the GPIO registers is shown in Table 6-81. For more detailed information on GPIOs, see the TMS320DM647/DM648 DSP General-Purpose Input/Output (GPIO) User's Guide (literature number SPRUEK7). Peripheral Information and Electrical Specifications 160 Submit Documentation Feedback |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |