поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADS5545 датащи(PDF) 39 Page - Texas Instruments

Click here to check the latest version.
номер детали ADS5545
подробное описание детали  12-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

ADS5545 датащи(HTML) 39 Page - Texas Instruments

Back Button ADS5545 Datasheet HTML 35Page - Texas Instruments ADS5545 Datasheet HTML 36Page - Texas Instruments ADS5545 Datasheet HTML 37Page - Texas Instruments ADS5545 Datasheet HTML 38Page - Texas Instruments ADS5545 Datasheet HTML 39Page - Texas Instruments ADS5545 Datasheet HTML 40Page - Texas Instruments ADS5545 Datasheet HTML 41Page - Texas Instruments ADS5545 Datasheet HTML 42Page - Texas Instruments ADS5545 Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 57 page
background image
www.ti.com
Power Scaling Modes
Power Supply Sequence
Digital Output Information
Output Interface
ADS5527
SLWS196A – DECEMBER 2006 – REVISED MAY 2007
APPLICATION INFORMATION (continued)
ADS5527 has a power scaling mode in which the device can be operated at reduced power levels at lower
sampling frequencies with no difference in performance. (See Figure 27)(1) There are four power scaling modes
for different sampling clock frequency ranges, using the serial interface register bits <SCALING> (Table 16).
Only the AVDD power is scaled, leaving the DRVDD power unchanged.
Table 19. Power Scaling vs Sampling Speed
Sampling Frequency
Analog Power
Power Scaling Mode
Analog Power in Default Mode
MSPS
(Typical)
> 150
Default
1010 mW at 210 MSPS
1010 mW at 210 MSPS
105 to 150
Power Mode 1
841 mW at 150 MSPS
917 mW at 150 MSPS
50 to 105
Power Mode 2
670 mW at 105 MSPS
830 mW at 105 MSPS
< 50
Power Mode 3
525 mW at 50 MSPS
760 mW at 50 MSPS
(1)
The performance in the power scaling modes is from characterization and not tested in production.
During power-up, the AVDD and DRVDD supplies can come up in any sequence. The two supplies are
separated inside the device. Externally, they can be driven from separate supplies or from a single supply.
ADS5527 provides 12-bit data, an output clock synchronized with the data and an out-of-range indicator that
goes high when the output reaches the full-scale limits. In addition, output enable control (OE pin 7) is provided
to power down the output buffers and put the outputs in high-impedance state.
Two output interface options are available – Double Data Rate (DDR) LVDS and parallel CMOS. They can be
selected using the DFS (see Table 6) or the serial interface register bit <ODI> (Table 15).
39
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com