P83CL882 datasheet(3/88 Pages) PHILIPS

3 / 88 page

2001 Jun 19

Philips Semiconductors

Product speciﬁcation

80C51 Ultra Low Power (ULP) telephony controller

P83CL882

FEATURES

• Full static asynchronous handshake 80C51 CPU;

enhanced 8-bit architecture with:

– Standard 80C51 instruction set

– CPU speed independent of clock frequency, average

speed: 4.8 Mips at 3.0 V

– Non-page oriented instructions

– Direct addressing

– Four 8-byte RAM register banks

– Stack depth limited only by available internal RAM

(maximum 128 bytes)

– Multiply, divide, subtract and compare instructions.

• 17 source, 17 vector interrupt structure with two priority

levels, polarity and sensitivity choice

• 24 general purpose I/O pins

• Timer 0 and 1: two standard 16-bit timer/event counters

• Timer 2: 16-bit timer/event counter with capture,

compare and auto-reload function

• Watchdog Timer

• Wake-up counter

• Idle and Power-down modes

• 4-kbyte ROM: mask programmed read only memory

• Supply voltage: 1.8 to 3.6 V

• 128 bytes RAM

• Internal crystal oscillator

• Reset I/O pin for external reset from master or to slave

• MSK modem including Manchester encoder/decoder

with 2 digital outputs (by SW) for analog cordless

telephones (standards CT0/CT1/CT1+)

• I2C-bus master/slave (transmitter/receiver, maximum

frequency 400 kHz).

GENERAL DESCRIPTION

The P83CL882 is manufactured in an advanced CMOS

technology. The P83CL882 is a member of the VTELX

family of low-power, low-voltage 80CL51 microcontrollers

with advanced features for telecom applications. The

Philips exclusive, asynchronous handshaking technology

has been used for the CPU implementation which makes

the CPU to run at its maximum speed independent of the

used crystal frequency.

The P83CL882 is especially suited for low cost analog

cordless telephone applications (CT0, CT1 and CT1+

standards) and wired feature phones. For this purpose,

functions like MSK modem and I2C-bus are integrated

on-chip.

The device is optimized for low-power consumption. It has

two software selectable modes for power reduction: Idle

and Power-down. In addition, the clock to all unused

peripheral blocks can be switched off.

The instruction set is based on that of the 80C51. The

P83CL882 also functions as an arithmetic processor

having facilities for both binary and BCD arithmetic plus

bit-handling capabilities. The instruction set consists of

over 100 instructions: 49 one-byte, 46 two-byte, and

16 three-byte. Port 2 is not incorporated, therefore there is

no external data or memory access and the MOVX

operations cannot be used.

ORDERING INFORMATION

TYPE NUMBER

PACKAGE

NAME

DESCRIPTION

VERSION

P83CL882T/xxx

TSSOP32

plastic thin shrink small outline package; 32 leads;

body width 6.1 mm

SOT487-1

P83CL882 датащи(PDF) 3 Page - NXP Semiconductors

P83CL882 датащи(HTML) 3 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

датащи скачать

ссылки URL