P80CL410 datasheet(8/60 Pages) PHILIPS

8 / 60 page

1997 Apr 10

Philips Semiconductors

Product speciﬁcation

Low voltage 8-bit microcontrollers with

I2C-bus

P80CL410; P83CL410

7.2

Pin description

Table 1

Pin description for DIP40 (SOT190-1), VSO40 (SOT319-2) and QFP44 (SOT307-2) packages

For more extensive description of the port pins see Chapter 10 “I/O facilities”.

SYMBOL

DESCRIPTION

DIP40

VSO40

QFP44

P1.0/INT2

• Port 1: 8-bit bidirectional I/O port (P1.0 to P1.7). Port pins that have

logic 1s written to them are pulled HIGH by internal pull-ups, and in this

state can be used as inputs. As inputs, Port 1 pins that are externally

pulled LOW will source current (IIL, see Chapter 20) due to the internal

pull-ups. Port 1 output buffers can sink/source 4 LS TTL loads.

• Alternative functions:

– INT2 to INT9 are external interrupt inputs

– SCL and SDA are the I2C-bus clock and data lines.

P1.1/INT3

P1.2/INT4

P1.3/INT5

P1.4/INT6

P1.5/INT7

P1.6/INT8/SCL

P1.7/INT9/SDA

RST

Reset: a HIGH level on this pin for two machine cycles while the oscillator

is running resets the device.

P3.0

• Port 3: 8-bit bidirectional I/O port (P3.0 to P3.7).

Same characteristics as Port 1.

• Alternative functions:

– INT0 and INT1 are external interrupts 0 and 1

– T0 and T1 are external inputs for timers 0 and 1

– WR is the external Data Memory write strobe

– RD is the external Data Memory read strobe.

P3.1

P3.2/INT0

P3.3/INT1

P3.4/T0

P3.5/T1

P3.6/WR

P3.7/RD

XTAL2

Crystal oscillator output: output of the inverting ampliﬁer of the oscillator.

Left open when external clock is used.

XTAL1

Crystal oscillator input: input to the inverting ampliﬁer of the oscillator,

also the input for an externally generated clock source.

VSS

Ground: circuit ground potential.

P2.0 to P2.7

A8 to A15

21 to 28

18 to 25

• Port 2: 8-bit bidirectional I/O port (P2.0 to P2.7) with internal pull-ups.

Same characteristics as Port 1.

• High-order addressing: Port 2 emits the high-order address byte

(A8 to A15) during accesses to external memory that use 16-bit

addresses (MOVX @DPTR). In this application it uses the strong internal

pull-ups when emitting logic 1s. During accesses to external memory that

use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2

Special Function Register.

PSEN

Program Store Enable. Output read strobe to external Program Memory.

When executing code out of external Program Memory, PSEN is activated

twice each machine cycle. However, during each access to external Data

Memory two PSEN activations are skipped.

P80CL410 датащи(PDF) 8 Page - NXP Semiconductors

P80CL410 датащи(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL