| поискавой системы для электроныых деталей |
|
AAT3151 датащи(PDF) 4 Page - Advanced Analog Technology, Inc. |
|
|
|||||||||||||||||||||||||||||
AAT3151 датащи(HTML) 4 Page - Advanced Analog Technology, Inc. |
|
4 / 15 page ![]() AAT3151 High Efficiency 1X/1.5X/2X Charge Pump For White LED Applications 4 3151.2007.03.1.10 Electrical Characteristics 1 C IN = COUT = C1 = C2 = 1.0µF; TA = -40°C to +85°C, unless otherwise noted. Typical values are T A = 25°C, VIN = 3.5V. Symbol Description Conditions Min Typ Max Units Input Power Supply V IN Operation Range 2.7 5.5 V 1X Mode, 3.0 ≤ V IN ≤ 5.5, Active, 0.3 1 No Load Current 1.5X Mode, 3.0 ≤ V IN ≤ 5.5, Active, 1 3 mA I CC Operating Current No Load Current 2X Mode, 3.0 ≤ V IN ≤ 5.5, Active, 2.0 3.7 No Load Current 50µA Setting, 1X Mode 50 µA I SHDN Shutdown Current EN/SET = 0 1 µA I DX I SINK Current Accuracy 2 I SET = 30mA, TA = 25°C 27 30 33 mA I (D-Match) Current Matching Between Any V F:D1:D4 = 3.6V 0.5 % Two Current Sink Inputs 3, 4 V TH 1X to 1.5X or 1.5X to 2X Transition I SET = 20mA 150 mV Threshold at Any I SINK Pin Charge Pump Section T SS Soft-Start Time 100 µs F CLK Clock Frequency 1000 kHz EN/SET V IL Enable Threshold Low V IN = 2.7V 0.4 V V IH Enable Threshold High V IN = 5.5V 1.4 V T EN/SET LO EN/SET Low Time 0.3 75 µs T EN/SET_HI_MIN Minimum EN/SET High Time 50 ns T EN/SET_HI_MAX Maximum EN/SET High Time 75 µs T OFF EN/SET Off Timeout 5 500 µs T LAT EN/SET Latch Timeout 6 500 µs I EN/SET EN/SET Input Leakage -1 1 µA 1. The AAT3151 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range and is assured by design, characterization, and correlation with statistical process controls. 2. Determined by the average of all active channels. 3. Current matching is defined as the deviation of any sink current at I OUT = 20mA and 2mA. 4. Specification applies only to the tri-mode charge pump. 5. The EN/SET pin must remain logic low (less than V IL) for the duration of longer than 500µs to guarantee the off timeout. 6. The EN/SET pin must remain logic high (greater than V IH) for the duration of longer than 500µs to guarantee the latch timeout. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |