поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

WM8753LGEB/V датащи(PDF) 13 Page - Wolfson Microelectronics plc

номер детали WM8753LGEB/V
подробное описание детали  Hi-Fi and Telephony Dual CODEC
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8753LGEB/V датащи(HTML) 13 Page - Wolfson Microelectronics plc

Back Button WM8753LGEB/V Datasheet HTML 9Page - Wolfson Microelectronics plc WM8753LGEB/V Datasheet HTML 10Page - Wolfson Microelectronics plc WM8753LGEB/V Datasheet HTML 11Page - Wolfson Microelectronics plc WM8753LGEB/V Datasheet HTML 12Page - Wolfson Microelectronics plc WM8753LGEB/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8753LGEB/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8753LGEB/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8753LGEB/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8753LGEB/V Datasheet HTML 17Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 92 page
background image
WM8753L
Pre-Production
w
PP Rev 3.4 November 2005
13
Test Conditions
DCVDD = 1.42V, DBVDD = AVDD = SPKRVDD = PLLVDD = 3.3V, DGND = AGND = PLLGND = 0V, TA = +25
oC, Slave Mode
fs = 48kHz, MCLK = 384fs, 24-bit data, unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
System Clock Timing Information
MODE/GPIO3 and CSB/GPIO5 to AVDD
and DCVDD power-up setup time
tpusetup
100
us
AVDD and DCVDD to MODE/GPIO3 and
CSB/GPIO5 hold time
tpuhold
1
ms
DBVDD powerup to DCVDD or AVDD
powerup
tdbpu
0
us
Note:
1.
DBVDD must be supplied before or at same time as either DCVDD or AVDD to ensure MODE and CSB are defined
internally when power on reset is released
AUDIO INTERFACE TIMING – MASTER MODE
Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)
Test Conditions
DCVDD = 1.42V, DBVDD = AVDD = HPVDD = SPKRVDD = PLLVDD = 3.3V, DGND = AGND = PLLGND = 0V, TA = +25
oC,
Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
LRC / VXFS propagation delay from BCLK / VXCLK falling
edge
tDL
10
ns
ADCDAT / VXDOUT propagation delay from BCLK / VXCLK
falling edge
tDDA
10
ns
DACDAT / VXDIN setup time to BCLK / VXCLK rising edge
tDST
10
ns
DACDAT / VXDIN hold time from BCLK / VXCLK rising edge
tDHT
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com