| поискавой системы для электроныых деталей |
|
WM8580GEFT/V датащи(PDF) 57 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8580GEFT/V датащи(HTML) 57 Page - Wolfson Microelectronics plc |
|
57 / 92 page ![]() Production Data WM8580 w PD Rev 4.0 February 2007 57 REGISTER ADDRESS BIT LABEL CHANNEL STATUS BIT DEFAULT DESCRIPTION 0 MAXWL 32 1 Maximum Audio sample word length 0 = 20 bits 1 = 24 bits Audio Sample Word Length. 000 = Word Length Not Indicated TXWL[2:0] MAXWL==1 MAXWL==0 001 20 bits 16 bits 010 22 bits 18 bits 100 23 bits 19 bits 101 24 bits 20 bits 110 21 bits 17 bits 3:1 TXWL[2:0] 35:33 101 All other combinations reserved R35 SPDTXCHAN 5 23h 7:4 ORGSAMP [3:0] 39:36 0000 Original Sampling Frequency. See S/PDIF specification for details. 0000 = original sampling frequency not indicated Table 53 S/PDIF Transmitter Channel Bit Control 5 S/PDIF RECEIVER INPUT SELECTOR The S/PDIF receiver has one dedicated input, SPDIFIN1. This pin is a IEC-60958-3-compatible comparator input by default or, if SPDIFIN1MODE is set, the pin will be a CMOS-compatible input. There are three other pins which can be configured as either S/PDIF inputs or general purpose outputs (GPOs). The four S/PDIF inputs are multiplexed to allow one input to go to the S/PDIF receiver for decoding. The S/PDIF receiver can be powered down using the SPDIFRXD register bit. Table 54 S/PDIF Receiver Input Selection Register REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0 SPDIFIN1MODE 1 Selects the input circuit type for the SPDIFIN1 input 0 = CMOS-compatible input 1 = Comparator input. Compatible with 500mVpp AC coupled consumer S/PDIF input signals as defined in IEC60958-3. R36 SPDMODE 24h 2:1 RXINSEL[1:0] 00 S/PDIF Receiver input mux select. The general purpose inputs must be configured using GPOxOP to be either CMOS or comparator inputs if selected by RXINSEL. 00 = Select SPDIFIN1 01 = Select SPDIFIN2 (MFP3) 10 = Select SPDIFIN3 (MFP4) 11 = Select SPDIFIN4 (MFP5) 3:0 GPO3OP[3:0] 0010 R39 GPO2 26h 7:4 GPO4OP[3:0] 0011 R40 GPO3 27h 3:0 GPO5OP[3:0] 0100 GPO pin Configuration Select. 1110 = Set GPO as S/PDIF input (CMOS-compatible input). 1111 = Set GPO as S/PDIF input (compatible with 500mVpp AC coupled consumer S/PDIF input signals as defined in IEC-60958-3). For GPO defaults, see Table 66. R51 PWRDN 2 33h 5 SPDIFRXD 1 S/PDIF Receiver powerdown. 0 = S/PDIF Receiver enabled 1 = S/PDIF Receiver disabled |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |