TMDS341APFCRG4 datasheet(4/27 Pages) TI

4 / 27 page

www.ti.com

TMDS341A

SLLS702B – MAY 2006 – REVISED MARCH 2007

TERMINAL FUNCTIONS

TERMINAL

I/O

DESCRIPTION

NAME

NO.

A11, A12, A13, A14

6, 9, 12, 15

Port 1 TMDS positive inputs

A21, A22, A23, A24

68, 71, 74, 77

Port 2 TMDS positive inputs

A31, A32, A33, A34

49, 52, 55, 58

Port 3 TMDS positive inputs

B11, B12, B13, B14

5, 8, 11, 14

Port 1 TMDS negative inputs

B21, B22, B23, B24

67, 70, 73, 76

Port 2 TMDS negative inputs

B31, B32, B33, B34

48, 51, 54, 57

Port 3 TMDS negative inputs

4, 10, 16 24, 30,

GND

36, 37, 47, 53,

Ground

59, 65, 66, 72, 78

HPD1

Port 1 hot plug detector output

HPD2

Port 2 hot plug detector output

HPD3

Port 3 hot plug detector output

Sink side hot plug detector input

HPD_SINK

High: 5-V power signal asserted from source to sink and EDID is ready

Low: No 5-V power signal asserted from source to sink, or EDID is not ready

1, 20, 41,60

No connect

Output enable, active low

Output de-emphasis adjustment

PRE

High: 3 dB

Low: 0 dB

SCL1

I/O

Port 1 DDC bus clock line

SCL2

I/O

Port 2 DDC bus clock line

SCL3

I/O

Port 3 DDC bus clock line

SCL_SINK

I/O

Sink side DDC bus clock line

SDA1

I/O

Port 1 DDC bus data line

SDA2

I/O

Port 2 DDC bus data line

SDA3

I/O

Port 3 DDC bus data line

SDA_SINK

I/O

Sink side DDC bus data line

S1, S2, S3

21, 22, 23

Source selector input

7, 13, 17 27, 33,

VCC

43, 50, 56 61, 69,

Power supply

75, 79

VSADJ

TMDS compliant voltage swing control

Y1, Y2, Y3, Y4

34, 31, 28, 25

TMDS positive outputs

Z1, Z2, Z3, Z4

35, 32, 29, 26

TMDS negative outputs

Submit Documentation Feedback

TMDS341APFCRG4 датащи(PDF) 4 Page - Texas Instruments

TMDS341APFCRG4 датащи(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

датащи скачать

ссылки URL