поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CAT521 датащи(PDF) 3 Page - Catalyst Semiconductor

номер детали CAT521
подробное описание детали  Configured Digitally Programmable Potentiometer
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CATALYST [Catalyst Semiconductor]
домашняя страница  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT521 датащи(HTML) 3 Page - Catalyst Semiconductor

  CAT521 Datasheet HTML 1Page - Catalyst Semiconductor CAT521 Datasheet HTML 2Page - Catalyst Semiconductor CAT521 Datasheet HTML 3Page - Catalyst Semiconductor CAT521 Datasheet HTML 4Page - Catalyst Semiconductor CAT521 Datasheet HTML 5Page - Catalyst Semiconductor CAT521 Datasheet HTML 6Page - Catalyst Semiconductor CAT521 Datasheet HTML 7Page - Catalyst Semiconductor CAT521 Datasheet HTML 8Page - Catalyst Semiconductor CAT521 Datasheet HTML 9Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
CAT521
3
Doc. No. 2003, Rev. F
POTENTIOMETER CHARACTERISTICS
VDD = +2.7V to +5.5V, VREFH = VDD, VREFL = 0V, unless otherwise specified
Symbol
Parameter
Conditions
Min
Typ
Max
Units
RPOT
Potentiometer Resistance
See Note 3
24
k
RPOT to RPOT Match
+0.5
+1
%
Pot Resistance Tolerance
+20
%
Voltage on VREFH pin
2.7
VDD
V
Voltage on VREFL pin
0V
VDD - 2.7
V
Resolution
0.4
%
INL
Integral Linearity Error
0.5
1
LSB
DNL
Differential Linearity Error
0.25
0.5
LSB
ROUT
Buffer Output Resistance
10
IOUT
Buffer Output Current
3
mA
TCRPOT
TC of Pot Resistance
300
ppm/˚C
CH/CL
Potentiometer Capacitances
8/8
pF
Symbol
Parameter
Conditions
Min
Typ
Max
Units
tCSMIN
Minimum CS Low Time
150
ns
tCSS
CS Setup Time
100
ns
tCSH
CS Hold Time
0
ns
tDIS
DI Setup Time
50
ns
tDIH
DI Hold Time
50
ns
tDO1
Output Delay to 1
150
ns
tDO0
Output Delay to 0
150
ns
tHZ
Output Delay to High-Z
400
ns
tLZ
Output Delay to Low-Z
400
ns
tBUSY
Erase/Write Cycle Time
4
5
ms
tPS
PROG Setup Time
150
ns
tPROG
Minimum Pulse Width
700
ns
tCLKH
Minimum CLK High Time
500
ns
tCLKL
Minimum CLK Low Time
300
ns
fC
Clock Frequency
DC
1
MHz
tDS
DPP Settling Time to 1 LSB
CLOAD = 10 pF, VDD = +5V
3
10
µs
CLOAD = 10 pF, VDD = +3V
6
10
µs
NOTES:
1. All timing measurements are defined at the point of signal crossing VDD / 2.
2. These parameters are periodically sampled and are not 100% tested.
3. The 24k
Ω +20% resistors are configured as 4 resistors in parallel which would provide a measured value between VREFH and VREFL of 6kΩ +20%. The individual 24kΩ
resistors are not measurable but guaranteed by design and verification of the 6k
Ω +20% value.
AC ELECTRICAL CHARACTERISTICS:
VDD = +2.7V to +5.5V, VREFH = VDD, VREFL = 0V, unless otherwise specified
CL=100pF,
see note 1
Digital
Analog



Html Pages

1 2 3 4 5 6 7 8 9 10


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com