поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SP5848 датащи(PDF) 2 Page - Zarlink Semiconductor Inc

номер детали SP5848
подробное описание детали  2.2/1.3GHz 3-Wire Bus Dual Low Phase Noise PLL
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ZARLINK [Zarlink Semiconductor Inc]
домашняя страница  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

SP5848 датащи(HTML) 2 Page - Zarlink Semiconductor Inc

  SP5848 Datasheet HTML 1Page - Zarlink Semiconductor Inc SP5848 Datasheet HTML 2Page - Zarlink Semiconductor Inc SP5848 Datasheet HTML 3Page - Zarlink Semiconductor Inc SP5848 Datasheet HTML 4Page - Zarlink Semiconductor Inc SP5848 Datasheet HTML 5Page - Zarlink Semiconductor Inc SP5848 Datasheet HTML 6Page - Zarlink Semiconductor Inc SP5848 Datasheet HTML 7Page - Zarlink Semiconductor Inc SP5848 Datasheet HTML 8Page - Zarlink Semiconductor Inc SP5848 Datasheet HTML 9Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
1
SP5848
Preliminary Information
Features
•
Dual independent PLL frequency synthesisers in a
single package, optimised for double conversion
cable tuners, offering improved application
•
2.2GHz up-synthesiser optimised for low phase
noise up to comparison frequencies of 4MHz
•
1.3GHz down-synthesiser optimised for low phase
noise AND small step size
•
Common reference oscillator and divider with
independently selectable ratios for each
synthesiser
•
10:1 programmable charge pump current ratio in
up synthesiser
•
3-Wire bus programmable, each synthesiser
indepently addressable
•
Low power consumption, typ 100mW at 5V
•
ESD protection, (Normal ESD handling
procedures should be observed)
Applications
•
TV, VCR, and cable tuning systems
Description
The SP5848 is a dual PLL frequency synthesizer
controlled by a 3-wire bus optimised for application in
double conversion tuners.
Each synthesiser loop within the SP5848 is
independently addressable and contains an RF
programmable divider, phase/frequency detector and
charge pump/loop amplifier section; a common
reference frequency oscillator and divider chain is
provided, whose ratios for each loop are independently
programmable.
Both synthesisers are optimised for low phase noise
performance and in addition synthesiser 2 is capable of
operation with a low comparison frequency.
RF1 INPUT
16/17
4 BIT
COUNT
11 BIT
COUNT
15 BIT LATCH
2 BIT
LATCH
PORT P0
PUMP 1
DRIVE 1
16 BIT LATCH
DATA
CLOCK
ENABLE
2
DATA
INTERFACE
RF 2 INPUT
16/17
4 BIT
COUNT
12 BIT
COUNT
1 BIT
LATCH
2 BIT
LATCH
5 BIT
LATCH
9
DIVIDE
PORT P1
PUMP 2
DRIVE 2
Figure 1 - Block Diagram
DS5076
ISSUE 1.6
October 1999
Ordering Information
SP5848/KG/QP1S
SP5848/KG/QP1T
SP5848
2.2/1.3GHz 3-Wire Bus Dual Low Phase Noise PLL
Preliminary Information



Html Pages

1 2 3 4 5 6 7 8 9 10


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com