поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT80C51RA2-3CSCL датащи(PDF) 13 Page - International Rectifier

номер детали AT80C51RA2-3CSCL
подробное описание детали  High Performance 8-bit Microcontroller
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  IRF [International Rectifier]
домашняя страница  http://www.irf.com
Logo IRF - International Rectifier

AT80C51RA2-3CSCL датащи(HTML) 13 Page - International Rectifier

Back Button AT80C51RA2-3CSCL Datasheet HTML 9Page - International Rectifier AT80C51RA2-3CSCL Datasheet HTML 10Page - International Rectifier AT80C51RA2-3CSCL Datasheet HTML 11Page - International Rectifier AT80C51RA2-3CSCL Datasheet HTML 12Page - International Rectifier AT80C51RA2-3CSCL Datasheet HTML 13Page - International Rectifier AT80C51RA2-3CSCL Datasheet HTML 14Page - International Rectifier AT80C51RA2-3CSCL Datasheet HTML 15Page - International Rectifier AT80C51RA2-3CSCL Datasheet HTML 16Page - International Rectifier AT80C51RA2-3CSCL Datasheet HTML 17Page - International Rectifier Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 85 page
background image
13
4188E–8051–08/06
AT/TS8xC51Rx2
Figure 5-1.
Clock Generation Diagram
Figure 5-2.
Mode Switching Waveforms
The X2 bit in the CKCON register (Table 5-2) allows to switch from 12 clock cycles per instruc-
tion to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode).
Setting this bit activates the X2 feature (X2 mode).
Note:
In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all
peripherals using clock frequency as time reference (UART, timers, PCA...) will have their time ref-
erence divided by two. For example a free running timer generating an interrupt every 20 ms will
then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate.
Table 5-2.
CKCON Register
CKCON - Clock Control Register (8Fh)
XTAL1
2
CKCON reg
X2
state machine: 6 clock cycles.
CPU control
FOSC
FXTAL
0
1
XTAL1:2
XTAL1:2
XTAL1
CPU clock
X2 bit
X2 Mode
STD Mode
STD Mode
76
543
210
---
---
-
X2
Bit Number
Bit
Mnemonic
Description
7-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
6-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5-
Reserved
The value read from this bit is indeterminate. Do not set this bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com