ST72F324J2T3 datasheet(150/163 Pages) STMICROELECTRONICS

150 / 163 page

ST72324

150/163

14 ST72324 DEVICE CONFIGURATION AND ORDERING INFORMATION

14.1 FLASH OPTION BYTES

The option bytes allows the hardware configura-

tion of the microcontroller to be selected. They

have no address in the memory map and can be

accessed only in programming mode (for example

using a standard ST7 programming tool). The de-

fault content of the FLASH is fixed to FFh. To pro-

gram directly the FLASH devices using ICP,

FLASH devices are shipped to customers with the

internal RC clock source.

OPTION BYTE 0

OPT7= WDG HALT Watchdog reset on HALT

This option bit determines if a RESET is generated

when entering HALT mode while the Watchdog is

active.

0: No Reset generation when entering Halt mode

1: Reset generation when entering Halt mode

OPT6= WDG SW Hardware or software watchdog

This option bit selects the watchdog type.

0: Hardware (watchdog always enabled)

1: Software (watchdog to be enabled by software)

OPT5 = Reserved, must be kept at default value.

OPT4:3= VD[1:0] Voltage detection

These option bits enable the voltage detection

block (LVD, and AVD) with a selected threshold for

the LVD and AVD.

Caution: If the medium or low thresholds are se-

lected, the detection may occur outside the speci-

fied operating voltage range. Below 3.8V, device

operation is not guaranteed. For details on the

AVD and LVD threshold levels refer to Section

12.4.1 on page 119

OPT2:1 = Reserved, must be kept at default value.

OPT0= FMP_R Flash memory read-out protection

Read-out protection, when selected, provides a

protection against Program Memory content ex-

traction and against write access to Flash memo-

ry.

Erasing the option bytes when the FMP_R option

is selected causes the whole user memory to be

erased first, and the device can be reprogrammed.

Refer to Section 7.3.1 on page 37 and the ST7

Flash Programming Reference Manual for more

details.

0: Read-out protection enabled

1: Read-out protection disabled

STATIC OPTION BYTE 0

STATIC OPTION BYTE 1

WDG

OSCTYPE

OSCRANGE

Default

Selected Low Voltage Detector

VD1

VD0

LVD and AVD Off

Lowest Voltage Threshold (VDD~3V)

Medium Voltage Threshold (VDD~3.5V)

Highest Voltage Threshold (VDD~4V)

ST72F324J2T3 датащи(PDF) 150 Page - STMicroelectronics

ST72F324J2T3 датащи(HTML) 150 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL