 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AD7671 датащи(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7671 датащи(HTML) 5 Page - Analog Devices |
|
|
5 / 32 page  AD7952 Rev. 0 | Page 5 of 32 TIMING SPECIFICATIONS AVDD = DVDD = 5 V; OVDD = 2.7 V to 5.5 V; VCC = 15 V; VEE = −15 V; VREF = 5 V; all specifications TMIN to TMAX, unless otherwise noted. Table 3. Parameter Symbol Min Typ Max Unit CONVERSION AND RESET (See Figure 34 and Figure 35) Convert Pulse Width t1 10 ns Time Between Conversions t2 Warp Mode/Normal Mode/Impulse Mode1 1/1.25/1.49 μs CNVST Low to BUSY High Delay t3 35 ns BUSY High All Modes (Except Master Serial Read After Convert) t4 Warp Mode/Normal Mode/Impulse Mode 850/1100/1350 ns Aperture Delay t5 2 ns End of Conversion to BUSY Low Delay t6 10 ns Conversion Time t7 Warp Mode/Normal Mode/Impulse Mode 850/1100/1350 ns Acquisition Time t8 Warp Mode/Normal Mode/Impulse Mode 200 ns RESET Pulse Width t9 10 ns PARALLEL INTERFACE MODES (See Figure 36 and Figure 38) CNVST Low to DATA Valid Delay t10 Warp Mode/Normal Mode/Impulse Mode 850/1100/1350 ns DATA Valid to BUSY Low Delay t11 20 ns Bus Access Request to DATA Valid t12 40 ns Bus Relinquish Time t13 2 15 ns MASTER SERIAL INTERFACE MODES2 (See Figure 40 and Figure 41) CS Low to SYNC Valid Delay t14 10 ns CS Low to Internal SDCLK Valid Delay2 t15 10 ns CS Low to SDOUT Delay t16 10 ns CNVST Low to SYNC Delay, Read During Convert t17 Warp Mode/Normal Mode/Impulse Mode 50/290/530 ns SYNC Asserted to SDCLK First Edge Delay t18 3 ns Internal SDCLK Period3 t19 30 45 ns Internal SDCLK High3 t20 15 ns Internal SDCLK Low3 t21 10 ns SDOUT Valid Setup Time3 t22 4 ns SDOUT Valid Hold Time3 t23 5 ns SDCLK Last Edge to SYNC Delay3 t24 5 ns CS High to SYNC High-Z t25 10 ns CS High to Internal SDCLK High-Z t26 10 ns CS High to SDOUT High-Z t27 10 ns BUSY High in Master Serial Read After Convert3 t28 See Table 4 CNVST Low to SYNC Delay, Read After Convert t29 Warp Mode/Normal Mode/Impulse Mode 710/950/1190 ns SYNC Deasserted to BUSY Low Delay t30 25 ns |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
