поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

UPD98409 датащи(PDF) 13 Page - Renesas Technology Corp

номер детали UPD98409
подробное описание детали  MOS INTEGRATED CIRCUIT
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD98409 датащи(HTML) 13 Page - Renesas Technology Corp

Back Button UPD98409 Datasheet HTML 9Page - Renesas Technology Corp UPD98409 Datasheet HTML 10Page - Renesas Technology Corp UPD98409 Datasheet HTML 11Page - Renesas Technology Corp UPD98409 Datasheet HTML 12Page - Renesas Technology Corp UPD98409 Datasheet HTML 13Page - Renesas Technology Corp UPD98409 Datasheet HTML 14Page - Renesas Technology Corp UPD98409 Datasheet HTML 15Page - Renesas Technology Corp UPD98409 Datasheet HTML 16Page - Renesas Technology Corp UPD98409 Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 42 page
background image
Data Sheet S12775EJ4V0DS
11
µPD98409
1.4 JTAG Boundary Scan Pins
(These functions can be supported by request.)
Pin Name
Pin No.
I/O
I/O Level
Function
JDI
216
I
LV-TTL
JTAG Test Data Input.
The JDI pin is used to input data to the JTAG boundary scan circuit
register.
Normally, fix this pin to high or low level.
JDO
217
O
3-state
TTL
JTAG Test Data Output.
The JDO pin is used to output data from the JTAG boundary scan
circuit register. It changes output at the falling edge of the clock input
to the JCK pin.
Normally, leave this pin open.
JCK
214
I
LV-TTL
JTAG Test Clock.
This pin is used to supply a clock to the JTAG boundary scan circuit
register.
Normally, fix this pin to a high or low level.
JMS
218
I
LV-TTL
JTAG Test Mode Select.
Normally, fix this pin to a high or low level.
JRST_B
219
I
LV-TTL
JTAG Test Reset.
This pin initializes the JTAG boundary scan circuit register. Normally,
fix this pin to a low level.
Remark
Processing of JTAG boundary scan pins not used (during normal operation)
The reason that the JRST_B pin is grounded when it is not used (during normal operation) is to better
prevent malfunctioning of the JTAG logic. The JTAG pin may be also processed in either of the
following ways:
• Reset the JTAG logic without using the JRST_B pin
Reset the JTAG logic by using the JMS and JCK pins and keep it in the reset status (the JRST_B
pin is pulled up).
Fix the JMS pin to 1 (pull up) and input 5 clock cycles or more to the JCK pin.
• Reset the JTAG logic by using the JRST_B pin
Input a low pulse of the same width as RST_B of the
µPD98409 to the JRST_B pin. If both the JMS
and JRST_B pins are pulled up and kept high, the JTAG logic is not released from the reset status.
Therefore, the normal operation is not affected. Fix the input level of the JDI and JCK pins by
pulling them down or up.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com