7 / 13 page

AIC1845
BLOCK DIAGRAM
COMP
VREF
SHDN
COUT
2.2
µF
VOUT
Control
CFLY
CIN
2.2
µF
1
2
1
2
VIN
C+
C-
0.22
µF
PIN DESCRIPTIONS
PIN 1:VOUT - Regulated output voltage. For the
best performance, VOUT should be
bypassed with a 2.2
µF (min) low
ESR capacitor with the shortest
distance in between.
PIN 2: GND - Ground. Should be tied to a
ground plane for best performance.
PIN 3: SHDN - Active low shutdown input. A low
voltage on SHDN disables the
AIC1845. SHDN is not allowed to
float.
PIN 4: C-
- Flying capacitor negative terminal.
PIN 5: VIN - Input supply voltage. VIN should
be bypassed with a 2.2
µF (min)
low ESR capacitor.
PIN 6: C+
- Flying capacitor positive terminal.
7